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ABSTRACT
Verniers are employed widely in determining
precise spatial measurements. A new time measuring system
has been created, which may be revolutionary in nature,
since it employs digital electronics and does not concern
itself with coincident edges as do contemporary systems.
The system may be the first of its kind, being a true
digital vernier system, which is capable of:
1. determining the time delay inherent in a device or
a transducer.
2, producing time delays precise to a nanosecond.
3. balancing the time delays of associated devices.
An analysis was made of the phase variations
between the respective edges of the square pulses of two
wave trains of different frequencies to determine if the
principle of vernier measurement could be applied to create
such an electronic system.
This led to the design of the device described
herein, consisting of four parallel modules each capable
of operating individually in either an automatic mode A,
or a semi-automatic mode B. For mode A, time intervals
between two external stimuli are automatically determined
to a precision of one nanosecond by a module, while for
mode B, required time delays are inserted at the operator'S
discretion. As soon as the time intervals have been
iii
established, in either mode, the system then inserts the
proper balancing time delays and initiates the four modlAles
so th':lt they produce properly timed pulses to external
equipment according to a predetermined time sequpnce. Once
set, the system is capable of automatic repetition.
The system has been designated as the "Precise
Time Interval System" (PTIS).
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CHAPTER 1
INTRODUCTION
1,.1 Overview
There was a need to design a system capable
of timing two or more electronic pulses to a high degree
of precision. To define parameters for this undertaking,
the following situation was considered. Two lasers are to
be fired so that the pulse of light from one laser impinges
on the plasma created by the pulse of light from the other
laser with the concurrent operation of recording equipment,
e.g. a streak camera.
If the outputs of two electronic devices are
to occur simultaneously, one must find thlO tot.al time delay
for each device and its connecting transducer. Extra time
delay can then be inserted in order to balance the time
delays of the two devices.
The lifetime of a laser pulse is very short.
If during this lifetime we require the occurence of a pulse
from a second laser, the initiation time of each laser
and any recording devices is critical.
In order to get maximum monochromaticity, a
laser requires a pockels cell and a dye cell. The pockels
cell, which is an optical shutter, must open just as the
dye becomes completely bleached. Hence precision timing
of the opening of this shutter, to nanoseconds, results in
a narrowing of the frequency spectrum of the laser to a
single mode.
The system described in this thesis was
designed for the dual purpose:
1. to measure the interval of time between two events,
i. e. the occurence of two laser pulses, and
2. to create intervals of time,
all accurate to one nanosecond.
Because of the complexity of the system
described, Fig. 1.1, a block diagram, is presented to aid
in visualizing the relationships between the components
which constitute the system. The components are integral
circuits in their own right. The paths by which data may
enter the Passive module are lettered from 1 to 3.
Path 1. data enters from Manual - 'manual digital
s',d tches' ;
Path 2. data enters from the External Interval
Evaluation unit;
Path 3. data may enter an input of SYNC (synchroniz-
ation) from either the Manual or External
Interval Evaluation units and thence proceed
through the A.I•. U. Division (Arithmetic Logic
Unit) to the Passive module.
Data, updated and stored by the Passive module,
passes to the Active module which creates the required
time interval.
The Manual insertion of data appears in
Fig.1.I BLOCK DIAGRAM OF TIME INTERVAL
EVALUATION AND CREATION SYSTEM
Chapter 5, while External Inte~al Evaluation of data is
covered in Chapter 4. The mode ·SYNC" is dealt with in
Chapters 2 and II, while the A.L.U. is explained in
Chapter 6. The !'assive and Active modules are explained
in Chapters 7 and 9 respectively.
But before progressing further, it is first
necessary to state the principles underlying this system
and to explain how the system came to be designed.
The digital logic employed in this thesis is
based on the Gray code (1). The simple rule for generat-
lng the Gray code is as follows:
Begin with a state of all :z.eros. To get to the next
state, always change the single least significant bit that
brings you to a new state: i.e.-
0-0000
1-0001
2=0010
To represent a number using only 0 and I, we use the
binary or base 2 number system. Each 0 or I mul tiplies a
successive power of 2. For the number 94 we have:
NOw the input and output terminals for the digital counters
employe,] in this system occur in the order given by;
lx2 0 + Ix2 l + Ix2 2 + etc from left to right, being
represented by A, B, C, 0, and 0A' 0B' 0c' 00 respectively
as shown in Fig. 3 .lb and Fig. 4.8. Thus in this paper
the standard binary system is written in the reverse order
for the above number, i.e.-
For this thesis, a clock is defined as any
device such as a counter, flip-flop, or specially designed
circuit, etc that counts or keeps track of pulses either
singularly or in predetermined groups.
The letter C, standing for clock, represents
the train of square pulses or clock pulses emitted by an
oscillator. If the pulses in this train are shifted by
half a period, we obt-.ain what is called the inverted clock,
and this clock is represented by C.
The term 'division' will be employed to indicate
a major section of the system. A division is established
by the assemblage of two or more sections in order to carry
out a specific function. There are two functions performed
by the system: - create required intervals, or measure exist-
ing intervals. This permits the use of terms such as
'section' or 'unit' etc to designate a subdivision or a
smaller part of a division. Now repeti'!:ion of names is
allowed. For example, the A.L.U. Division contains an A.L.U.
unit as a smaller subsection.
1.2 Spatial measurements
When we WiEh to determine minute spatial
measurements such as decimal fractions of the smallest
uni t of our measuring tool, we add to our tool a short scale
which can move along our measuring tool adjacent to its
scale markings. The length of this scale is chosen to be
equal to nine tool scale divisions, and we divide this
length into ten equal parts. This short minor scale is
known as a vernier scale. The tool scale is the major scale.
We can now determ";'ue a length to one tenth of a
small unit on our major scale. For example, in Fig. 1.2,
arrow 1 indicates the last whole division on the major scale
20.5, while arrow 2 indicates the numerical value of the
vernier distance between arrow 1 and the zero line of the
vernier scale. Arrow 2 lines up five on the vernier scale
with a scale marking on the major scale. Thus the vernier
adds 0.05 to the major scale reading, giving us 20.55 as
the determined measurement.
Here it is necessary to know,
1. the position of the last scale mark on the major
scale before the zero line of the vernier scale, and
2. the vernier Scale mark that lined up with a major
scale mark.
Also it is noted that the figure 5 on the vernier scale lies
outside the actual length be;;.ng measured.
In to-day I s contemporary electronic vernier
interpolating systems, this is the very method employed.
The matching up of scale divisions is referred to as find-
ing coincident clock edges {ll. Also, a measurement of a
time interval is completed after the interval has terminated.
Such systems do not therefore permit the concurrent measure-
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ment of time and adjustment of associated equipment to
yield automation, and also, the precision is limited,
especially by noise, internal or external to such systems.
Further, although the vernier scale moves along
the major scale, it is not termed a sliding vernier scale
because it can add to any major scale reading only the
numbers ranging from 0.01 to 0.09 inclusive. A true slid-
ing vernier is one whose range varies as it slides along
the major scale. A possible example of a sliding vernier
would be a scale moving in logarithmic space where its scale
divisions vary as it moves through that space, so that the
scale divisions always relate to that section of space it
momentarily traverses.
1. '3 Time determination of an event
To find where in time an event takes place,
require a tool to keep accurate appraisal of the passage of
time, similar to the major scale of Section 1.2.
Although time is assumed to flow continuously
and smoothly, our measuring devices give us B physical
realization of time which is granular. That is, we relate
time to the tick of a clock or to the appearance of a number
on a luminous read-out. In olden times, the passage of time
was related to the steady flow of sand from one glass
vessel to another glass vessel, - very closely depicting our
true sense of time as being continuous and regular in its
dissipation.
:~1
In this instrument, we are both creating and
measuring intervals. When creating intervals, the vernier
must terminate on the end of the created interval, and in
order to do 80, it must commence within the interval. This
is a new concept which leads to the reversed electronic
vernier.
1.4 To create one or more events in time
Suppose we decide to cause the occurence of a
flash of light somewhere at a predetermined time. How do
we know when to apply the stimulus for the event to occur at
the proper time? All systems have inherent delays that must
be taken into account.
In case we wish to create two events separated
from each other by a definite time interval, we still have
the problem of when to initiate the first event and in
addition we must be able to determine when to initiate the
second event, so that the delays in both instruments are
properly taken into account. That is the two instruments
might have different reaction times.
1.5 A time measuring system
Sections 1.3 and 1.4 have each indicated the
vital need for a tioae reference scale such as the major scale
of Section 1.2 so that we can know where we are in time.
The arbitrary zero of time is decided by the experiment.
Let us assume that we can somehow start time and
accurately cut or set off known intervals of time on an
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artificial time scale. But recall, our time measuring
devices are granular, as is also true concerning spatial
measurements. We attempt to overcome this granular aspect
by decreasing the size of our granules. 'l'his L. turn
decreases our discrepancy in measuring, but never entirely
removes it. Yet thi~ approach can simulate a continual
steady monitoring of time flow, especially if our granules
become progressively smaller. That is, if we can vary the
size of the granules at will, we can improve the time
measuring to an acceptable level for any particular
application.
Thus a measuring system is proposed which,
1. on its major scale records time in precise and
repetitive time intervals, - fixed granUles, and
2. on a second scale, a vernier, yields intervals whose
widths are smoothly varying in order to measure the time
between a point on the major scale and the time of an event
occuring between points on that time scale.
Consider a train of square pulses being emitted
by a crystal controlled oscillator of high frequency
stability, as in Fig. 1.3a. Here all pulses have the same
shape and are separated from each other by a constant interval
of time T called the period of the wave. Consider the arrows
shown on the vertical sides of the pulses. Those pointing
upwards occur in time before those pointing downwards, since
time increases as we go from left to right across the figure,
------TIME------..~
I---T----+j
4.0 V- r------,
ov
Fig. 1.3 a
WAVE TRAIN OF CONTINUALLY
RUNNING OSCILLATOR
..--.2
TIME IN PERIODS
1- 0 -+- 0
o v,-:----t----'
r
TIME ZERO
~ ARTIFICIAL TIME----.~
i---T---<·>j4I·~-T-----.j
4.0V-
Fig.I.3b
WAVE TRAIN FOR GATED OSCILLATOR
J
r
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or one may consider that the train of waves is approaching
the observer from the right. The arrows pointing upwards
indicate the leading or rising edges of the pulses. The
other arrows indicate the trailing or falling edges of the
pulses. These pulses will be termed clcck pulses in this
thesi.s because they are used to activate counters or clocks.
Inspection shows that the leading edge of any
pulse occurs at the same precise time interval after the
leading edge just prior to it. The same is true of the £a11-
ing edges. Thus either edge can be used. Note that T gives
the length or period of the wave, and T is fixed when the
frequency of the oscillator has been chosen. Since the
frequency tells us the number of pulses emitted per second,
or here the number of rising or falling edges per second,
the period of time between adjacent similar edges determines
the unit of time on our fixed scale. Of course if we double
the frequency, we cut the unit of time by two and this causes
our measuring to be more precise.
Again in Fig. 1.3a, note that a pulse is formed
by a voltage which may assume one of two possible values.
It can be either +4 volts or 0 volts in magnitude. During
the time interval 'a' the voltage is 0 volts, while during
the interval 'b' it is +4 volts. Hhen the time interval 'a'
equals time interval 'b', the wave is said to have a 50%
duty cycle. In this thesis, all ,,,ave trains have the 50%
duty cycle. But other duty cycles could have been used.
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in both trains in Fig. 1.4 have coincident leading edges.
Then if one continues counting edges on the lower vernier
train, the time increments that we are adding, can be
al tered by the amount t I where t = 1 os here.
But again we will find that our vernier train
of waves must commence when we decide it should commence.
Thus we again need an oscillator which will give out its
first leading edge one vernier period after the oscillator
is started. This is necessary because we will count the
edges of the pulses in the vernier wave train just as we
will count the pulse edges of the master or major wave
train, i. e. our system must count these edges since the
system will be digital.
For the laser system that we were considering,
we finally decided that one nanosecond (lxlO-9second)
would be the smallest precise time interval to be measured.
An extensive investigation of the variation of the phase
differences between the edges of. the pulses of two wave
trains, as the frequency relationship between the two waves
was varied, led to the decision that a frequency of 50 Mhz
would be most appropriate to set the major time scale.
This gave a major period or unit of 20 nanoseconds. Thus
the oscillator frequency will be well within the speed
capabilities of digital counters, these being TTL.
The vernier frequency was then set at 45.45 Mhz
so that its period would be 22 nanoseconds. Thus this
vernier has a resolution of 2 nanoseconds. If, as in the
17
case of the main oscillator, the vernier puts out its first
leading edge 20 os after being enabled, we can measure to
an even number of nanoseconds. By adding the option of
inserting a one nanosecond delay, we can also measure to an
odd number of nanoseconds. Thus the use of the one nano-
second delay gives us an uncertainty which is not greater
than 50 picoseconds.
If we had chosen the vernier frequency so that
the differences in phase were mUltiples of one nanosecond,
then we would have to employ nine vernier periods to resolve
nine nanoseconds. By the method described in the foregoing
paragraph, we can measure up to nine nanoseconds using a
ma;dmum of five vernier periods. Thus the time required to
resolve the nanosecond units is greatly reduced.
Before proceeding, one must recall that for a
spatial measurement, the vernier scale was positioned out-
side the interval being measured. Thus the zero line of the
vernier terminated the interval being measured.
But here the vernier measurement must be complet-
ed concurrent with the end of the time interval being deter-
mined. This indicates the need for a reversed vernier.
This aspect will be discussed in detail in section 7.4.
Thus, this system will be different from
contemporary systems, since the determination of a time
interval will normally occur with the termination of the
interval. However there is one case where the vernier
measurement may come after the time interval being measured
',i
has terminated, and this will be explained under the
section entitled 'Automatic time interval evaluation
(see Chapter 4).
18
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CHAPTER 2
TIME CLASS;J:FICATION
2.1 Division of time
Each module of the time measuring system
described herein is designed to .cover a time range of
from 1 to 9.999,999 nanoseconds.
Time is divided into three allotments:
1. hundreds, 2. tens, and J. units of nanoseconds.
The readout L.E.D. 's can display the decimal point to
indicate the time in milliseconds but the system actually
counts in nanoseconds.
The master oscillator frequency is 50 Mhz,
establishing 20 nanoseconds as the period of the square
Five such periods will represent 100 nanoseconds.
Thus if every fifth pulse is passed to a set of decade
counters, they will register the passage of time it:!
hundreds of nanoseconds. This will be illustrated under
the section I The hundred clock '. This leaves only the
tens and uni ts of nanoseconds to be counted
2.2 Two time counting divisions
Each module of the system is made up of two
divisions. One division makes it possible to create
required intervals of time, while the other division makes
possible the determination of the time interval between
two external events. Modules may be employed individually
'0
together in parallel or series.
2.2.1a. Time interval creation division
By means of this division, we can create
one or two pulses per module to trigger external equip-
ment. One can preset the module to process two time
intervals:
1. the time interval before trigger pulse one occurs
and,
2. the interval of time to exist between the first
and the second trigger pulses.
In this division, trigger pulses can be separated by an
interval as small as one nanosecond with an uncertainty less
than 50 picoseconds.
2.2.1b. Cycling
The outputs of up to four modules may be
operated either in series or parallel to give a wide range
of time intervals between pulses. including the repetitive
cycling of the pulses. Since each module can output two
pulses, a maximum of eight pulses may be controlled.
2.2.2a. Measuring external time intervals
This division will measure the reaction time
of an external system to a stimulus, i.e., the time of
travel of a pulse along a cable of given length. It will
also measure the interval of time between two external
events, i.e., the time interval between the light flashes
of two lasers. Again the degree of precision in making this
determination is the same as for Section 2.2.la.
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since this division is triggered by the leading edge of the
pulse, the width of the pulse does not affect the accuracy
of the determination of a time interval between two pulses.
2.2.2b. Parallel mode - automatic synchronization
When two or more modules are operated in
parallel, up to four time intervals can be measured
concurrently providing the means to automatically synchro-
nize the operations of up to at least four devices, while
a maximum number of eight is possible.
2.3 Modular time
Fig. 2.1 depicts a time scale in nanoseconds.
The maximum nWllber of digits for an input number is seven.
We require one decade counter for each digit. Thus seven
decade counters are required. For this reason, in the second
line of Fig. 2.1, the time is parcelled out as powers of ten.
Line three shm>'s the three divisions for a module.
Fig. 2.2 indicates the order in which the system
handles the three time divisions for the time interval
creation division. These time divisions are handled in
time in the same sequence as they appear in Fig. 2.2, from
left to right. Notice that 200 nanoseconds are cut out of
the total hundreds count, and the tens are added after the
units of nanoseconds have been established. The relation-
ships between the 200 nanosecond subdivision and the units
of nanoseconds as well as the tens of nanoseconds are
carefully laid out under the section entitled ' Phasor
vernier relationship '. Note that here the vernier is the
:1.L
9,999,999ns
-TIME_
10' 106 104 10' 102 101 10°
HUNDREDS ITENS I UNITS
Fig.2.1 CLASSIFICATION OF TIME
-- TIME-----.
HUNDREDS
Fig. 2.2 TIME SEQUENCE, TIME INTERVAL CREATION
--TlME-----. II Izons~HUNDREDS DEL A"
TENS IUNITS I
Fig. 2.3 TIME SEQUENCE, TIME INTERVAL EVALUATION
~
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reversed ve::'nier and it is also a sliding vernier.
For the time interval measuring division, the
divisions of time are as shown in Fig. 2.3. Note that the
hundreds and tens are determined concurrently, while the
units are decided later. The units here are found by
employing d delayed vernier. The precision of measurement
is still one nanosecond with a discrepancy not greater than
50 picoseconds. This time system will be explained under
the section ' Automatic time interval evaluation division.
As we have earlier noted, the present verniers
digital and thus are quite different from the verniers
that are currently used in the electronic field.
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CH1\.PTER 3
GENESIS OF 1\ TIME MODULE
In the early planning stages, the task was to
create a system. which would provide an experimenter with
t.he means of measuring off short intervals of time with
high precision. Once the size of a required interval was
established by calculation or estimation, it was entere<l
into the system manually. This system is referred to as
the time interval creat.ion division.
It was realize" that the above mode of operation
\...oulcl be time inefficient and to a de~ree uncertain because
the operator wouln arrive at an optimum value of a time
interval for 3. s~ecific need by t.he hit and ~isfl method of
time variation and trial.
To provide a time efficient and more accurate
system, the scope was broadened to include an automatic
means of determininq the required time interval toget:-Jer
....ith automatic insertion of this data into the time interval
creation division referred to above. Tlle system, desiqned
to achieve this =esult, is r(!ferred to as the tir.te interval
evaluation division.
A comm(!ncement .,.,as made with the study of diqit<1l
decade and binary counters. The binary truth tables for
these counters were reviewed. 9ut this undertaking did not
lead very far. It w,,"s nec(!ssary to observe the states and
the changes in the states of the various sections of the
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counters. To illustrate the problem, it will be well to
consider a counter and to describe briefly i.ts various
functions and how these functions can be employed.
Digital counters: A digital counter is depicted
by the rectangular box in Fig_ 3.1a where the input, output,
and supply terminals are shown as numbered black dots, the
numbers ranging from 1 to 16. The correct orientation of
such a circuit is indicated by a dot or small square
impressed on the upper surface of the circuit package near
its left hand edge just above the first terminal numbered 1.
Fig. 3.1a is usually replaced by the schematic diagram of
Fig. 3.lb. Here the first terminal, numbered 1, indicates
the lower left hand corner of the package.
This diagram represents the 745168 circuit, a
fast TTL decade up-down digital counter, and all the
terminals are named. The supply voltage for terminal 16 is
+5 volts, and terminal 8, the ground terminal is identified
by the symbol f.
The remainder of the terminals can assume one of
two voltage levels, namely 0 or +4 volts. These levels are
shown diagrammatically in Fig. 3.lc. If the voltage state
is 0, we simply draw a straight horizontal line which is
our zero axis, as from a to b, while if the voltage state
is +4, we draw a wide line above the zero axis, as from b
to c, where the width of the line represents +4 volts.
By means of such voltage level diagram, we can relate the
voltage states of the different terminals to oneanother in
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Fig.3.lo PACKAGE DIAGRAM
Q DATA OUT PUT
't t t t'
0A 0a 0c 0D
• • • •14 13 12 II
ENABL.E 2
! LOAD
• •10 9
12345678
UP/DOW: t ~ ; ~ ~ f !.ROUND
C~OCK ,tt ttl ENAa~'E I
BINARY DATA INPUT
Fig. 3.lb SCHEMATIC DIAGRAM
+4.0V- ~
OV~
abc
Fig. 3.lc VOLTAGE LEVEL DIAGRAM
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time. Thus we generate a voltage-level state diagram for a
static clock. If we wish to show these voltage-level state
relationships as clock pulses arrive at the input clock
termina~ of the counter. \ :! call the resulting diagram. a
pulse-time diagram.. By mea.1S of this latter type of
diagram, we can pictorially display how a circuit functions
with time.
Returning to the digital counter, Fig. 3.lb, the
functions performed by its various terminals may now be
investigated (2).
Terminal 1 decides whether the counter adds or
subtracts. The direction of counting is decided by the
voltage applied to this terminal. If the voltage is +4 volts
the counter counts up from 0 to 9, while if this voltage is
o volts the counter counts down from 9 to O. i.e. it
continually subtracts one until zero is reached.
Terminals 3, 4. 5, and 6 are data input terminals
for the binary data. They are lettered A, B. C, and D.
Since they are usually shown on a schematic diagram in this
order, I will layout all my binary truth tables ..Ln this
order so that they can be easily related to circuits to be
presented in the explanation of the system described in this
thesis. Also, since this is a design thesis, this approach
is not out of order.
Table 3. 2a gives the binary code for the digits
o to 9, while Fig. 3. 2b shows the voltage states for the
data inputs A. B, C. and 0 for each of those digits. Thus
28
we can compare the data inputs both numerically and
electronically. Note: In this thesis the order of the
binary code is reversed from the standard order, i.e. the
number 2 is 01.
In Fig. 3 .lb, terminals 14, 13, 12, and 11
are lettered 0A' QB' 0C' and Q D respectively and they are
data output terminals. They can also serve as data storage
and in this thesis will be called "Q data". They can be
considered storage because if the clock input becomes
inoperative, whatever states these terminal voltages are in
at that time, those states are fixed. Thus we can use them
as temporary storage space, and much use will be made of
this property of counters in the design of this system.
Terminals 7 and 10 are called enable inputs.
If both of these terminals see 0 volts, then the counter
can count the clock pulses arriving at the clock input
terminal and the clock is said to be enabled. If one or
both of these terminals see +4 volts or any voltage greater
than +0.8 volts, then the clock input cannot respond to
any clock pulses, and the clock is said to be disabled (6).
Terminal 2 is the clock input to the counter.
The data which appears at the input data
terminals is of no use to the counter until the counter
sees that data in its Q data storage areas. This means that
the data at the input terminals must be transferred to the
Q data storage areas. Once this transfer of data has been
made, then i\S the counter receives clock pulses. the Q data
DIGITS A B C 0 A B C 0
0 0 0 0 0
- - -
-
I I 0 0 0 • - - -
2 0 I 0 0
- • - -
3 I I 0 0 • • - -
4 0 0 I 0
- - • -
5 I 0 I 0 • - • -
6 0 I I 0
- • • -
7 I I I 0 • • • -
8 0 0 0 I
- - - •
9 I 0 0 I • - - •
A B C 0 a. a. ac aD
Fig.3.20 NUMERICAL BINARY CODE
DIGITS 0 TO 9
Fig. 3. 2b INPUT AND Q OUTPUT ~
DATA VOLTAGES, DIGITS 0 TO 9
,.
~:
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follows the clock as shown in Fig.3.2b.
When the Q data storage assumes the states for
1 in the down counting mode or 9 in the up counting mode.
then by means of the next clock pulse, the counter auto-
matically resets its Q data storage to the proper states
for the digits 9 or a respectively, using internal circuitry.
At the same time that the states for 1 or 9 appear as Q
data, terminal 15, called the ripple carry terminal, which
is usually at +4 volts, changes its voltage state to 0 volts
and on the next clock pulse returns to +4 volts, which
voltage level will be fixed until the states for either 1
or 9 appear again in the Q data storage. Thus the counter
can reset itself. But this resetting of the Q data may
happen when we do not wish it to t<~~e place. For example,
if we wish the counter to count by fives, in the down mode,
then we set the data at the data input terminals to
represent the number 4 and tie terminal 15 to terminal 9.
Terminal 9 is termed 'load'. Now when terminal 15 changes
its voltage state from +4 volts to 0 volts with the advent
of Q data storage states for the digit 1, it causes the
voltage of terminal 9 to change from +4 volts to 0 volts.
This action is referred to by saying that terminal 15 has
pulled down terminal 9, and it causes the counter to load
its Q storage data to 4 on the next clock pulse. But it
is most important to realize ~hat terminal 9 was made to
assume the 0 volts level well in advance of the next clock
pulse in order for the clock input to be able to see the
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rising edge of the resetting clock pulse. It is fUlly
illustrated under the section • Hundred clock ' why the
counter was set to the number 4.
Again, we connect terminal 15 of our counter
to terminal 10 of a second counter. If the clock input of
this second counter is connected to the same clock line as
the clock input of the first counter, this second counter
will receive clock pulses synchronously with the first
counter. Thus when terminal 10 of the second counter is
pUlled down by terminal 15, the second counter may count
one pulse,- every fifth pulse as seen by the first counter.
That is, the second counter counts every fifth pulse
synchronously with the clock, and no time delays inherent
in either counter has any detrimental effect on the count-
ing. Although not obvious at first glance, the first
counter does not count the fifth pUlse, but simply uses
it to reload its input data into its Q data storage.
Thus by employing terminal 15 and terminal 9,
we can load our counter to any desired number from 0 to 9
for a decade counter, and from 0 to 15 for a binary counter,
and again use terminal 15 to enable a second counter to
record the next clock pulse by means of the resetL.. ng pulse.
Now this is fine if our system is already
functioning as we have programmed it to function. But how
do we start the system properly? This is important
because we do not want false counting to occur. For
example, suppose we preset the data input terminals for the
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data representing the digit 4 and then enable a pair of
counters - counters with their clock inputs connected to
the same clock line so that they will count synchronously.
as mentioned above. What will our first counter do ?
Well, its Q data states may be zero. If they are zero,
the first pulse to the clock input terminal will load our
input data into the Q data storage areas of the first
counter. but the second counter will also see this loading
pulse and count 1, t·,hich would incorrectly indicate that
5 pulses have taken place. But of course, the Q data
storage areas may contain any set of states, which means
that the incorrect count would also occur at some other
time. Thus we must insure that the Q data storage of the
counters assumes the input data states before counting
starts.
To insure that the counters are loaded before
counting starts, we make use cf terminals 9, 10, and 2.
We apply a low state voltage, 0 volts, to terminal 9 and
sustain the high state voltage, +4 volts, at terminal 10
so that the counter cannot count, and then supply one clock
pulse to the clock input terminal 2 in order to load the
input data into the Q data storage areas. Now that the
input data is correctly stored in the Q data areas, our
counters will count accurately, when we enable the counters.
Flip-flops. These form a famil.l of integrated
circuits, and their importance to this system is next to
that of the counters.
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There is quite a wide range of circuits so
named. Here:r: will refer to only two types, which will be
employed in this system, which may function on the leading
or trailing edge of the clock pulse.
In addi tion to a clock input, these devices have
control inputs which may include any of the following inputs:
clear, preset, J and K, and D.
They usually have two output terminals sucn that
the ·~ltage at one terminal is the inverse of that at the
other terminal, i.e. +4 volts and 0 volts. These outputs
are lettered Q and Q respectively.
The clear input is used to set the flip-flop so
that the Q voltage output is 0 volts, while the preset
input sets this output to +4 volts. Both of these settings
are brought about by applying a narrow low state or zero
voltage pulse to each of these terminals separately.
The D type flip-flop has the D input. Let the
voltage of the D input be +4 volts. Then suppose that the
D input voltage is allowed to become 0 volts between clock
pulses while the Q output voltage is +4 volts. Then on the
following or next clock pulse, the 0 output voltage will
change to 0 volts and disable the clock input, so that
further clock pulses have no effect on the output states.
Again if the D input voltage is allowed to become
+4 volt.s while the Q output voltage is 0 volts, then on the
next clock pulse, the Q output voltage will change to
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+4 volts. Again the clock input becomes disabled.
In either of the above two modes, the flip-flop
acts as a switch which we can control by means of pulses or
voltage levels supplied by other electronic equipment.
If the D input terminal is tied to the Q output
terminal, then the flip-flop can function in such a manner
that the Q output voltage can continually change back and
forth from +4 to 0 volts with each succeeding clock pulse.
When the 0 input is so maintained, the action of the flip-
flOp is referred to as toggling.
The device having J and K input controls is
called a 'J-K Flip-flop'. Now if both of the J and K input
voltages are maintained at +4 volts, this circuit toggles
with each clock pulse arriving at the clock input, just as
the D type flip-flop toggles. Note:- this flip-flop has
two input control terminals and not one as in the case of
the D type flip-flop. Thus we have an extra means of controll-
ing the operation of this circuit.
If when the Q output voltage is 0 volts, a"\d the
J and K input voltages are +4 and 0 volts respectively, then
the Q output voltage will change to +4 volts on the next
clock pulse, and the clock input becomes disabled.
Likewise, if the Q output voltage is +4 volts
when the J and K input voltages are 0 and +4 volts
respectively, then the Q output voltage will change to 0 volts
with the next clock pulse, and the clock input is disabled.
Now by the use of flip-flops, we can establish
voltage levels which can be employed to control other
circuits such that those circuits are active or idlp.:.
But it is also possible to load or control the
output volatges of flip-flops by employing the pulses put
out by counters.
Next it was necessary to decide how the input
time data would be handled.. It was .n9w a simple matter to
count the hundreus of· nanoseconds, or so it appeared at
first glance.
The next step was to decide how the vernier scale
was to be implemented. For instance, how and where would
the vernier be started in order to determine a given unit of
nanoseconds? How long will it run and how will its
operation be terminated? All of these details are dealt
with under the section 'Phasor-vernier relationship'.
Now in order to provide time for the vernier to
function, 200 nanoseconds are cut off from the total hundreds
of nanoseconds, as illustrated in Fig. 2.2. Once it has been
decided where in time the vernier should start and how long
it should run, the time data required for this to occur had
to be rewritten in digital form, thus causing the creation
of a machine language for the module'.
Also under the section 'Shifter' an explanation
is given as to why the tens of nanoseconds were to be added
to the phasor data and thus bring about a sliding vernier.
36
Thu!.. a module has a built ill program that
transforres the time data insert..ad into it. Originally
digital switches were to be employed as the only meilns of
inserting the time da ta for a proposed time interval. This
time data was then to be transformed into machine language
and stored in the Q data storage sections of the hundred,
phasor, a~d vernier counters. It was then only necessary
to trigger the system, whence 1:he system would count down
the time and put out a terminatior. pulse at the proper
time. Of course, to accomplish this, the hundreds counter
counts down the hundreds and when 200 nanoseconds remain to
be counted, the phasor starts. Now the phasor will count
down until its Q data storage represents the digit I, whence
:.t will start the vernier. When the vernier's Q data
storage represents the digit 1, it will put out a terminat-
ion pulse.
In theory this was fine, and even during the
temporary mock up, the system functioned perfectly for all
time data inserted. But a careful investigation of time
data revealed the need for more controls. What if there
were no hundreds, or only one hundred period to count?
How would the phasor start? How would the system arrange
itself in order to function properly?
As a solution to this problem, the Q clock and
the Three clock were created and they function jointly with
a dual option gate circuit.
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Finally a complete module was designed that
would meet all the time data requirements.
But there wns one drawback to the system.
Each time it was operated, it used up and lost the updated
time data. This meant the input data would have to be
transformed again after each run, thus limiting the rate at
which re-runs may occur. To overcome this difficulty, the
module was divided into two parts, A and B, where A is the
active part used only during the actual interval determinat-
ion, and part B is the passive section or machine language
transformation division. Now section B transforms the input
time interval data and stores it in its output storage areas
so that the updated data can be loaded repeatedly and at
high speed into the data inputs of the active section A.
Since the original requirement was to control
the operation of three and possibly four pieces of equip-
ment, of which two were lasers, a four channel system was
formed by parallelling four modules.
But this called for a control section which
could monitor each module automatically by giving out
control pulses to each module and monitoring the output
pulses from all modules, so that the system could reset
itself after each run, preparing the system for a repeat
Note that up to this point in the design stage,
all time data is to be inserted into the system by means
3.
of digital switches. Of course the experimenter would
have to calculate the time intervals to be inserted into
each module.
Since it was necessary to determine the time
interval between the occurence of discharges of two lasers,
it was realized that some means was required to measure
this interval of time. Once this time interval was known,
it could be inserted directly into a module so that the
two lasers might be fired automatically by the system and
thus bring about the synchronization of the laser discharges
without the need for the experimenter to calculate the
interval by trail and error.
Thus the automatic time interval evaluation
division was created and it is described in the section
bearing that title.
To achieve a completely automatic system, an
arithmetic logic unit was designed, which is in reality a
small computer. By means of this unit, the time interval
relative to each channel can be inve~tigated to find the
maximum time interval and also the differences in time
between the maximum time interval and the remaining time
intervals. Then this maximum time interval and the time
differences are used to give a completely automatic time
delay system. I have named the system:
'The precise time interval system'.
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CHAPTER 4
THE AUTOMATIC TIME INTE,RVAL EVALUATION DIVISION
Th5.s division permits the direct measurement
of time intervals between two or more events anywnere from
one nanosecond to approximately 10 milliseconds in length
with a discrepancy not greater than 50 picoseconds.
Fig. 4.1 is a block diagram indicating how the
division functions. Just prior to timing an interval, the
operator act.ivates a set button which initiates the
following:
1. The 'Control' unit puts out to this division a broad
low state pulse Ao and a narrow high state clocking pulse
Bo within the lifetime of pulse Ao . These two pulses
appear at terminals numbered 9 and 2 of the five 'Hundred'
counters and the 'divide by 4' counter respectively. These
two pulses cause the Q data storages of these twa sets of
counters to assume the states for the digits 0 and 4
respectively.
2. B
o
<'llso sets the states of clocks A and B to the
states for the digit 0, as well as presetting the pulse
delay ciruit which pulls down 'enable 2' so that the five
'Hundred' counters are partially enabled.
3. The inverse of Bo ' namely Bo ' is used to clear all
the delay line output flip-flops so that their Q states are
'-"7S'.~;:.::...:-:
TURN OFF
(PULSE 2)
;
IIIII . ·~ _.~._--- II III TO~:.;.U.
~ L.E.O.ORIVERS
AUTOMATIC TIME INTERVAL EVALUATION DIVISION
~ L.V~u.
SET] _ • " \1" Be AND C , r _ . i I
Fig. 4.1
.,!.
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The system is now ready for t.he initiating
pulse.
When the initic.ting pulse comes, it goes to the
oscillator enable circuit. One half of this circuit now
changes the oscillator's off-on control voltage from +2
to -1.27 volts, i.e. it pulls down the control voltage,
and thus enables the oscillator. But at the same time, the
other half of this circuit changes 'enable l' control
voltage from +4 to 0 volts, and thus fully enables the five
'Hundred' counters and the 'divide by 4 I counter.
Note. that the first pulse received by the
oscillator's enabling circuit arranges this circuit's input
so that the next initiating pulse has no effect on this
circuit, but it is passed directly to the pulse delay
circuit.
The 'divide by 4' counter will now count down
4 pulses and put out the fifth pulse as "1 low state resett-
ing pulse to the first counter of the five 'Hundred' counters
as an 'enable 3' pulse, so that this counter may count one
pulse synchronously with the clock to represent 100 ns.
This 'divide by 4' counter uses this resetting pulse to
reload its Q states for the digit 4 and thus continually
recycle itself.
But clock A and the 'divide by 4' counter count
synchronously the pulses put out by clock C, and clock A
puts out a low resetting pulse to itself as well as to
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clock B. This clock. B counts up five pulses, from the
inverted clock before it is reset to zero by the resetting
pulse from clock A. Note that clock A counts the normal
50 Mhz pulses, while clock B counts the inverted eo Mhz
pulses. consequently, as shown in lines 5 and 7 of Fig. 4.4,
the states of clock B change at the mid-point of the states
of clock A. The only exception occurs when the res~t pulse
arrives, causing the Q states of clocks A and B t'"l change
from the states for 5 and -4 respectively to the states
for O. Again because clock B chanqes states ';.n t~e middle
of the inverted clock period, states 5 and 0 last for half
the 20 nanosecond period. Using this property. that the
states of clock B change in the middle of the states of
clock A, we may add the states of these two clocks as shm..·,1
in line 10 of Fig. 4.4 to obtain the tens of nanoseconds.
Fig. 4.2 is the schematic diagram for clocks A and Band
also their resetting circuit.
We will now show how the states of clocks A and
B are set. Consider Fig. 4.3. Now consider similar
numbered lines in parts 'a' and 'b' of this figure. Note
that lines numbered 1 indicate the ordering of pulses,
and line 2, 'reset', shows the narrow resetting pulse for
these two clocks.
Lines 3, 5, and 7 show the states required by
QA' 0B' and 0c for each clock, in order to obtain t.he proper
binary conditions for digits 0 to 4 and 0 to 5 in parts 'a'
and 'b'.
CLOCK A, FOUR PULSES
C -'1'"--=====::f\
RESET SECTION
B•.-.j~===---==I---'
CLOCK B, FIVE PULSES
Fig. 4.2
SPECIAL AUTOMATIC SYNCHRONOUS
CLOCKS
44
'0, _"-_t-_t-_-t-_RE.:.cQ:..;U_'R:..;E.;..O--,-_
'oC -"--+--+--t---I"I-~-
o I 2 3 I 4 I
(0). CLOCK A, FOUR PULSES
~~~~KZ _ ...1)iI__--"__---"__---"_----"_----'IiI_e..-JI!4J..'...._
2 00 ..
___~~~L...--Jr.1..--
2D2~~2Q.~
2 D, _--I.-j._-j._-ll..-===_l-_
2QC -~IO+--t--,----+--~~~--
(b). CLOCK B, FIVE PULSES
Fig. 4.3 a DATA FOR SPECIAL AUTOMATIC
SYNCHRONOUS CLOCKS
,
6
.t~~~.::,;;~>~ :~ :rr~,:.,.-::;::r.~ .::-','..~-" _.:'~;::~\~'t,:::-.".:_N;:;-,,,;, .....,:;, ...,!.: : c··.·,.:;
HUNDREDS COUNTER
ENABLE PULSE -+ I
----T1ME-----.
50 MHZ CLOCK ---+ 2c -Io_---I..L~L~L---I.oII..____I.i._ 2
~
10
FINAL PULSE TO HUNDREDS COUNTERS
0 0 I I 2 2 3 3 4 1 4~-,'-
0 I I 2 2 3 3 4 4 ,; B
+ + + + + + + + +I +
0 I 2 3 4 5 6 7 8 19 A+BOUTPUT Of ADDE R---+
Fig. 4.4 TO FIND THE TENS OF NANOSECONDS
PULSE COUNTED SYNCHRONOUSLY
BY HUNOREOS COUNTERS -
•
Q DATA STORAGE '.--;;;IIr.--:::;o""--:ar.---::aIrr--",,r...-,"~,.--~~--
STATES CLOCk A-- S
fiNAL CLEAR PULSE TO CLOCKS~ n
A AND B ===::::::J ::
Q DATA STORAGE ---+ 4
STAHS CLOCk B :.Ji..IIlI.III.~ILOIllIl.IL"".I.I."".lL.lIIIII.u..m~
DIGIT STATES [ CLOCK A---+
CLOCk B ___
46
Lines 4 and 6 show states that these two
circuits must see in each case to function properly. Clocks
A and S, see Fig. 4.2, were designed to internally generate
these two states.
Also note that in part 'b ' , both of the 0 and
5 digit states are states whose lifetimes are only half the
length of those for the states for the digits 1. 2, 3, and
4.
We now consider the details involved in adding
the states of clocks A and B to obtain the tens of nano-
seconds. Fig. 4.4 shows the main oscillator C as reference
and also gives the output states of clocks A and B relative
to each other as well as to the clock C.
Line 4 of Fig. 4.4 shows the reset pulse for the
'divide by 4 I clock which establishes the hundreds of
seconds.
Consider line 5. Her.... the state of clock A is
f) = (0 0 0 0)" from the leading edge of the reset pulse
line 6 to the leading edge of oscillator pulse numbered 4
in line 2. The state of clock B is 0 = (0 0 0 0) from the
leading edge of the same reset pulse to the first leading
edge of the inverted clock. Since these two states coexist
for only 10 nanoseconds, they add to give zero tens of nano-
seconds for the next 10 nanoseconds. In this manner, all
the tens of nanoseconds are achieved. This is all surrunar-
ized in the table given by lines 8, 9, and 10 of Fig. 4.4.
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This sum is accomplished by the adder ciruit which occurs
in schematic diagram Fig. 4.1.
In summary, first, it was necessary to use a
'divide by 4 t counte~' to change the period of the clock
pulses from 20 to 100 nanoseconds to obtain the 100 nano-
second count. Then, second, it was necessary to create two
special clocks, A and B, to find the tens of nanoseconds,
because the resetting pulse from the 'divide by 4' counter,
line 4 I could not be used to reset clock B. This pulse
would lock out state 5 in line 7 if a decade counter were
used, because line -4 which represents the ripple carry pulse
used to reset the 'divide by 4' counter assumes a low state
on state -4 which stays low until the next clock pulse.
Also, the reset pulse from clock A, line 6. could not be
used to reset the 'divide by 4' counter, because the ris-
ing edge of the clock has passed before terminal 15 would
be pulled down by this pulse which is very narrow in time.
Terminal 15 must be pulled down well in advance of the clock
pulse used to reset the counter. in order for the counter
to see the pulse's rising edge since this counter clocks
only on the rising edge of that pulse. Therefore. the
'divide by 4' and the A and B clocks will have to be
jointly pre synchronized by the presetting pulse B
o
'
Now as long as no termination pulse is received.
the hundred counter will advance its count by I for each
100 nanosecond interval. The outputs of the adder for
4.
clocks A and B will cont':.nually cycle frolll 0 Lo 9. Time
problems due to the delay time inherent: in the adder to
respond to external stimuli will not cause any trouble
because the adder output is not looked at until the interval
determination h<:.s been completed, as will be amply clear
shortly.
When the termination pulse comes, it goes to the
pulse delay circuit, and performs the following functions.
Consider Fig. 4.5. The Q output terminal of either flip-
flop, 1"1"1 or 1."1"2, may change its voltage state from 0 to +4
volts depending upon which flip-flop sC!es +4 volts at its
J input terminal. This will depend upon which of the clocks,
C or C. is in the +4 voltage level at the time the termin-
ation pulse occurs. Here note must bl::! made that the Q out-
put vol tage states for these two flip-flops were both set
to 0 volts by the set pulse Bo mentioned at the beginning
of this chapter.
When a Q voltage state change takes place as
mentioned in the foregoing paragraph, the output voltages
of EXCLUSIVE-DR gates X2 and X3 are forced to change. The
x2 gate changes its voltage state from 0 to +4 volts, while
the X) gate changes its voltage state from +4 to 0 volts.
Thus the 'Hundred' and 'divide by 4' counters together
with clocks A and B are all 'lisabled. Thus the outputs of
the 'Hundred' counters and the adder arc now fixed, and may
be read at leisure.
<;n:r:~;:;~:"S·'!"':':' :"
c
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Now referring to Fig. 4.6. consider the diagram
which is actually a pulse-time chart. The top line shows
the clock pulse available to a J input terminal of either
of the flip-flops, FFI or FF2. The diagram is true
whether we consider the high clock state to be from clock
C or clock C, when the termination pulse occurs, because
this circuit is symmetrical with respect to both these
clocks.
Assume that clock C is in its high voltage state
when termination occurs. Then 01 and J 3 will become
positive due to the falling edge of the turn-off pulse.
Note that flip-flops FFI and FF2 change state with the £al1-
lng edge of the clock pulse. Now flip-flop FF3 is set
ready, and on the next falling clock edge, which is delayed
5 nanoseconds, 03 will change from 0 to +4 volt8 and Q 3
I"ill hold this voltage state until the turn-off pulse exits
from delay line 1 to clear this voltage state to 0 volts.
The result of this action is that the time interval to be
measured now appears as a delayed pulse whose width is equal
to the interval of time between the two events.
This delayed pulse now passes into the final
delay line, which has nine one nanosecond taps. At the
same time, this pulse appears at the 0 input terminals of
the delay line storage flip-flops - type 74574 - while the
outputs from the delay line taps appear sequentially in
time at the clock inputs of these same flip-flops, at one
.;:;m~,:,,:7"~:-"
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nanosecond intervals. As long as the voltage at the 0
input terminals is positive, the delayed outputs of the
delay line can set the Q output voltages to +4 volts.
As soon as the delayed pulse vanishes from the D terminals,
so that their voltage states become 0 volts. no further
changes of the Q output voltages can take place. The width
of the delayed pulse is now stored in the Q voltage states
of these flip-flops. An encoder now sees all these Q
voltage states, and its output will read from a to 9 and
thus give the individual nanoseconds.
After the termination pulse has passed, and the
units of nanoseconds have been decided, a loading pulse is
delivered to all latches which then store the time data and
make it available to the second input of the arithmetic
logic division.
Fig. 4.7 indicates how the Q voltage states are
seen by the encoder to give the units of nanoseconds.
Fig. 4.8 is the schematic diagram showing the
construction of the 'Hundred' clock using five decade
counters. Note that the section of the circuit labelled
'Five clock' is the 'divide by 4' circuit. Also note
that this clock counts up since terminal 1 of each counter
+4 volts.
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CHAPTER 5
!·1ANUAL TIME INTERVAL INSERTION
Since a time interval can range from one
nanosecond to 9,999,999 nanoseconds, seven digital
manual switshes are employed to enter the periods of
time preselected by the operator.
There are four sets of these switches, making
it possible to enter up to four time intervals, each
interval being of independent length.
When the numbers have been dialed into the
system, they will appear at the A inputs of four registers
which precede the four input registers of the arithmetic
logic unit. They are automatically transferred to the
output terminals of these registers for manual timing.
At the same time, they appear at t:,e A inputs of the
arithmetic logic registers, but they are not stored in
these registers unless the operator initiates the storage
pulse by activating the automatic timing function.
These four sets of switches are located on the
control panel in four horizontal rows. separated by
horizontal rows of L.E.D.s, by means of which, the operator
can quickly determine that the correct time data is enter-
ing each module.
The switches have 6 terminals; +5 volts input,
ground, and four data voltage state output terminals.
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CHAPTER 6
THE ARITHMETIC LOGIC DIVISION
When two or ~.,jre external systems are to be
operated in synchronization, the arithmetic logic division
will consider the time delays required by each system to
function, and make delta time delay adjustments in order
that synchronization may occur. This is the function of
the arithmetic logic division.
This division is a computer which can accept
data from two to four input,S simultaneously, and each input
can accomodate as many as <. ""en digits. Each input is
independent so that sources of inputs may be selected at
random. Whichever source is to be used, it is selected by
the appropriate panel button. The value for a specific
delay time can be choser. from one of two sources:
1. the manual swi tches, or
2. the Q output storage areas of the Automatic time
interval evaluation division.
Each input enters an input register and this register has
two inputs entitled A and B respectively. Input A is for
manual insertion of data and input B admits data from the
time interval evaluation division. When a register control
is low, the register accepts data from input A, while if this
control is high, input B is accepted. After this control is
set for each register being used, these registers will out-
put the selected inputs on the falling edge of an activating
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pulse. The outputs will now appear on the associated seven
digit L.E.D. readout on the control panel. one readout per
module, to verify to the operator that the system is receiv-
lng the desired inputs.
6.1 Phase one
Now the selected data appears at the outputs of
the four input data registers which are numbered from one
to £our for easy reference, and we are ready to follow the
sequence of operations carried out by the division.
Consider Fig. '6.1 which is a block diagram of
the division. As shown, another pair of dual input
registers, numbered five and six are required for the
comparison of the outputs of registers one to four. The
diagram shows registers one and three connected to inputs A
and B of register five, while registers two and four are
connected to inputs A and B of register six respectively.
When the controls of registers five and six are
simultaneously set low, register five receives data from
register one, and register six receives data from register
two. Upon the trailing edge of the next clock pUlse, these
two registers output these data inputs, which now appear
at inputs A and B of comparator one.
Upon the falling edge of the next clock pulse,
the ma:timum of these two data inputs will be stored in
register seven. If these two data are equal, then the data
from register one will appear in register seven. vlhile the
Fig. 6.1
BLOCK DIAGRAM OF ARITHMETIC LOGIC DIVISION
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comparator is finding the maximum value, these two data are
being stored simultaneously in files one and two, which act
as memories.
The controls of registers five and six now
automatically set high and comparator one compares the dat.a
inputs from registers three and four respectively. The
maximum of these two data "....-ill now appear in register eight,
and the input data from registers three and four will be
stored in file~ three and four. Again if these input data
are equal, data from register three appears in register
eight.
Next comparator two compares the data outputs
of registers seven and eight and selects the greatest one,
which then appears in register nine and also at the input A
of the arithmetic logic chip, A.L.U. Register nine acts as
a memory. If these data are equal, data from register seven
wi~l appear in register nine.
But this maximum is not seen by the A.L.U. chip
until the control of this chip is set in its proper state.
The input control of the A.L.U. is M. When the state of M
is low, this chip is operational. This control is set
automatically by the division.
Part of the project involved fabrication of
double sided circuit boards for the various sections of the
apparatus. As an indication of the complexi ty of these
circuits, the patterns for the A.L.U. boards are shown in
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Appendix A
6.2 Phase two begins
File one data appears at the input B of the
A.L.U. chip and the control of this chip is set low so that
inputs A and B are compared, and if they are not equal, then
they are subtracted and their di fference appears in output
latch one. If they are equal, then the data entered into
output latch one will be zero. The output latches act as
memories.
In this manner, all files are automatically
read and compared to the input data from register nine, and
the results stored in their respective output latches. Upon
insertion of data into the final output latch, the division
gives out a continuation pulse and shuts down.
This division will not be active again unless
lIew data is inserted, because t ..e output data is stored in
the output latches where it is available for quick transfer
to the Passive division without losing the data.
Now consider Fig. 6.2, a pulse time chart. By
means of this chart, we can follow the division's method of
operation step by step once the required data appears in
the input registers one to four inclusive.
Note that the chart is divided into two phases,
and that time increases as we go from left to right aero£:.>
the chart.
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Line 1. The set or primary activation pulse, which occurs
only once to initiate the system. This pulse is shown to
appear coincident in time to some pulse in the wave train
of pulses coming from the set-up clock. The method of
accomplishing this will be given under 'Activation
procedures 1 •
Line 2. The wave train of square pulses now enters the
system from the set-up clock in the control section and
becomes the vehicle to control the order of operations.
Note that the set-up clock runs continuously, but it is
only available to this division when the division is
activated.
Line 3. The system's automatic low state setting pulse.
This pulse is necessary to insure that all parts of the
division start in the proper states relative to each other.
Line 4. Here the automatic run control state becomes high.
The division will run until this control state becomes low.
Line 5. Here we have the set-up clock pulses which are
by the division. Important pulses in the wave train
either bear Roman numerals or are darkened to relate their
connection with events depicted lower down in the chart.
They appear only in phase one - the input phase.
Line 6. Here the wave train is inverted. The important
pulses that appear in phase two - the output phase - are
labelled 'G'.
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Line 7. In the input phase, here, we see the times at
which we have low states. This line depicts the changes
of state of the function G
w
with time, which is the write
control. Whenever G
w
is low, data can be written into the
files one to four, if the conditions in Table 6.1 are met.
Note that no clock pulse is required to transfer data into
a file. But G
w
must first be low. Also note that the pulse
shape is changed for the output phase (phase two part of
chart). A form of G
w
that can be used in the system is
illustrated in line 8.
Line 8. It shows the corrected wave for G
w
' The low state
at the beginning of line ~even, before the div:i sion is
activated, had to be removed and the varying states in the
output phase had to be replaced by a steady high state. The
file must not try to write data into a storage cell and read
it at the same time.
Line 9. This is the preliminary set-up pulse train for the
read control GR which is unsuitable because it has a low
state during phase one, where the state should be high, since
no reading is to occur in this phase. Reading only takes
place when GR is low. Because this form of GR is unuseable,
we must modify it in the manner shown in line 10.
Line 10. This shows the corrected wave form for GR' The
part of the wave form in phase one also represents control
M of the A.L.U. chip because it is in the high S'tate: - the
required state for control M to keep the A.L.U. chip
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inoperat~ve.
Line 11. In phase two we have four pulses which are
required to trarJsfer data to the latch outputs. Note that
each pulse occurs when GR is low - line 10 - and WA and
We have proper coded states for each file.
Line 12. This represents the state of control M whi~h is
low in phase one and high in phase two. Solid pulses are
shown in order to compare related pulses in time on
different lines of the chart. Since M is high, the state of
M in phase two plays a part in shaping other pulse forms.
Note that the related pulses in a vertical column are
required jointly to obtain the necessary function.
Lines 13 and 14. These are the normal and inverted out-
puts of the first divide by two circuits.
Line 15. The inverse of G
w
line 8 for phase one.
Line 16. The inverse of GR line 10 for phase two.
Lines 17 and 18. These are the normal and inverted out-
puts of the second divide by two circuits.
Line 19. The third divide by two circuits - gives WI\. in
phase one, and RA in phase two.
Line 20. The inverse of line 19 which is used for pulse
shaping and timing.
Line 21. The fourth divide by two circuit which gives
WB in phase one, and RB in phase two.
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Line 22. This is the line for M, the inversion of control
M of the A.L.U. chip. The leading edge of this line at the
end of phase two triggers the continuation pulse.
The solid pulses are identified across the
bottom of the chart. These are useful in checking the step
by step operations of the division.
Upon giving out the continuation pulse, this
division becomes inoperative.
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TABLE 6.1 A.L.U. FILE CONTROL
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WRITE - READ FILE STATES
CONTROLS FILE NUMBER CONTROLS
GW GR 1 2 3 4
LOW HIGH LOW HIGH WA I RA
LOW LOW HIGH HIGH We IRS
LOW HIGH WRITE ONLY
HIGH LOW READ ONLY
CHAPTER 7
THE PASSIVE PHASE - TIME DATA TO MACHINE LANGUAGE
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The time interval data outputs from either the
Manual insertion division or the Arithmetic logic division
are now available at the inputs of the various counters of
the Passive division of each module, but loading pulses A
o
and Bo are required to load this data into the 0 data
storage areas of these counters. Up to four modules may be
operated in parallel concurrently. But since all the
modules .:Ire duplicates, the operation of only one module
will be described.
By carefUlly analyzing the operation of a
digital counter such as the 748168, it became obvious that
the raw data for the time interval could not be loaded
directly into the final Active division. due to peculiar-
ities in the functioning of counters. Consider the follow-
log:
Recall that a time interval was to be created
by the following sequential operation. The operator would
load required data into a series of three counters by means
of loading pulses Ao and Bo ' Then he would initiate the
steps to create the interval by turning on the first set of
counters, which will count down until the 0 data storage
becomes zero, and these counters then turn on the next set
of counters. Thus the counting of the interval continues
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until the 0 data storage of the last set of counters becomes
zero, at which time the termination pulse is given out. The
time interval is thus the time period between the initiation
and termination pulses.
Two problems arise immediately; one with the
manner of operation of counters, and two, the difficulty of
initiating the cO"J.nting of pulses using an endless train of
pulses from a continually running oscillator.
As regards the first problem of the manner of
operation of the counters being keyed on the 0 data storage
becoming zero, consider Fig. 7.1. Here the upper line shows
the clock pulses being counted down, each pulse numbered
from 10 to 1, just as we normally count. Note that there is
no zero count. The next line indicates the changes in the
Q data storage as the counting proceeds in the count down
mode. The next line indicates the pulses still to come
before reset of the counter. The bottom line shows the
voltage variations of the ripple carry output terminal 15
with the counting. Note that tho number of the Q data
storage is set before the pulse of that number arrives. Also
it is now clear that the pulse we would count as ten is the
reset or zero pulse.
The ripply carry low state output pulse shown
on line 4 is to be employed to activGtte numerous circuits,
counters, and flip-flops, etc. Note that this pulse has two
well defined edges, one falling and one rising. Either edge
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may be used as a control edge; the edge chosen for a given
situation depending jointly upon the time requirements and
the cha.racteristics of the necessary circuitry. Thus either
edge car. be a control which is used to turn on or off other
circuits.
Problem one then involves choosing which edge
to use for a specific counting method, and then adjusting
the input binary data so that the 0 data storage states
representing state zero arrive at the proper time.
Problem two is associated with the time that is
required to turn on or enable any electronic device. Thus
if we can use the falling cdge of the ripple carry pulse
(low state, line 4) to enable the next piece of circuitL·Y,
we must make certain the next circuit is fully operational
before the next rising or trailing edge of the clock pulse
comes - the edge of importance depending upon \lIhich edge the
next circuit is designed to see. It is not enough that the
circuitry assumes the proper control voltage level before
this clock edge comes. This control voltage level must be
present and steady for some time before the clock edge comes
or the next circuit may not respond to the clock edqe ( we
say that the circuit did not see the required edge).
Assuming that the contrcl voltage level can be
ready in time, what other problems are involved? Lines 3 and
4 of Fig. 7.2 show the rising edges for two clocks. Those
in line 4 occur later in time. Consider these clock pul::.et:l
appearing at the inputs of two counters A and B respectively.
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both counters being activated by the ripple carry pulse of
1':'oe 1. Because of the time delay 6. t ( line 2 I inherent
in these counters, it is not possible for counter A to see
the first rising edge of the clock in line 3. All edges
must appear at some specific time interval after the falling
edge in line 4. this time interval being greater than 6t.
The duration time of the zero voltage level of the oscillator
6. t' must be greater than the interval turn on time 6. t.
Nhen we transfer the counting from one counter
to a second counter I both of which count pulses from the
same oscillator, then the half period of the oscillator' 5
frequency must be greater then the period of time represented
by the sum of the delay of the ripple carry pulse and the
enabling delay of the second counter.
But when the second counter sees a different
clock, a new problem arises as to where we enter the second
wave train. Thus to transfer the counting of time from one
set of counters to another set with a different clock, we
must be able to:
1. control the start up time of the second clock which
will supply pulses to our second counter, such that any
delays in the trigger pulse are compensated for by adjusting
the time interval before the first output pulse arrives,
2. control the turn on time of the second counter so
that the delay in the trigger pulse and the internal enabl-
ing delay of this counter together are less than the second
oscillator's turn on time.
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possible timing errors due to delays must be considered
at each step. Examples of the sOlution to this problem
appear under the sections 'The hundred clock' and 'The
phasar - vernier relationship'.
The Passive division then must prepare the raw
input binary data so that it appears in the form demanded
by the Active division for a required time interval. To
carry out this need, the Passive division has been designed
to be an automat.:";;;: time data to machine language conversion
computer which automatically accounts for all delays in
different components.
It must look at the data sectionally,- that is
it has its input data divided into three classes:
1. hundreds
2. tens, and
3. units of nanoseconds.
Thus there are three systems of counters.
Here it is necessary to point out that in this
division. these three systems of counters are simil.ar to the
three systems appearing in the Active division, but they only
cycle once when updating input data. On the other hand. in
the Active division. they cycle continuously. By this
parallel arrangement, the Q data storage of these sets of
counters first receive the raw binary time interval data
ei ther from:
1. the Automatic time interval evaluation outputs.
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2. the Manual interval insertion outputs, or
3. the Arithmetic logic outputs.
Then the Passive function causes data to be added to or
subtract~d from the Q data to give the desired machine
language for the Active division. Thus this machine
language is stored in the Q data areas of the Passive
division.
By controlling the counting direction terminal
of each counter, we can cause each counter to:
1. count up and add data to existing data, or
2. count down and subtract data from existing data
already stored in the Q data storage areas.
The amount of data added to or subtracted from
the Q data areas of the various sets of counters is fully
eX1?lained under the sections entitled 'Hundred', 'Shifter'.
'phasor', 'Vernier', and 'Zero' clocks.
The Passive division must also test the Q data
storage of the set of five counters entitled 'Hundred'
clock as to its data size, so that the Active division may
perform one of three possible methods of counting down a
required time interval, to be explained in the section 'Q
clock' .
Thus the Passive division carries out a triple
role:
1. it checks data to determine the mode of operation,
2. rewrites input time data into machine language, and
3. stores the information obtained by operations 1 and
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2 in the Q clock and the Q data storage areas which act as
temporary memories. The operations by which this triple
role is fulfilled is called the 'set-up'.
Thus once the above information has been stored,
it can be quickly and repeatedly transferred to the Active
division, and not lost each time the Active division clocks
out a given time interval.
TO understand the various control systems making
up this division, consider Fig. 7.3 w.....ich is a schematic
diagram of a complete module. There are four such modules in
parallel and the 'set-up' function controls these modules
concurrently.
The Shifter counter and one counter of the five
counters which constitute the 'Hundred' clock are shown near
the bottom right hand corner of the diagram. The Phasor and
vernier counters are directly above these counters. while
still higher up the diagram near its upper right hand corner
is the Zero clock.
Note that all data to the 'Hundred' clock enter
directly via terminals 3 to 6, being labelled an' bn, c n '
and d
n
where n has a value from 0 to 4 depending upon which
counter you are considering.
But note that for the Shifter and Vernier clocks,
where terminals 3 to 6 are lettered a~, b~, c~, d~, and
a o ' boo co' do respectively, that a o and ao are not entered
into the counters. Instead b;. c;, and d~ as well as b~, c~,
and d~ are advanced in position of entry into the counters,
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that each input enters the terminal immediately ahead of
the one it would normally enter. That is for b~1 b~ enters
terminal 3 instead of terminal 4. This leaves terminals 6
of these two counters with no data inputs, and so these two
terminals are grounded.
Next notice that the a, b, and c data inputs to
the Phasor are the data inputs to terminals 3, 4, and 5 of
the vernier inverted. A,!ain terminals 6 are grounded. This
method of inputting data to the Phasor will be justified
when the data tables for the Phasor are considered later in
this chapter.
Here it is only necessary to say that inputs
a~ and a~ are employed to tell the Active division which
clock it is to see; the true clock, the inverted clock, or a
delayed clock. This will also be clarified by th~ study of
the data conversion tables.
Notice that directly above the Phasor. Vernier,
and Zero clocks appear D type flip-flops. These flip-flops
are controls which decide whether the counters count or
remain idle.
Illunediately to the left and slightly above the
Shifter I there is a system of three J-K flip-flops and their
contrOlling gates. This system connects to the Shifter via
Inverter 5, and to the Phasor and Vernier clocks via:
1.. the EXCLUSIVE-OR gate 7 which controls the count
direction terminals 1, and
2. EXCLUSIVE-OR gates 6 antI 12 which permit clock
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pulses to be added to or subtracted from the Q data storage
areas of the Phasor and Vernier, depending upon the voltage
level applied to terminals 1 of these two clocks.
In the upper left hand corner of the diagram is
the system of three f.lip-flops and associated gates called
the 'data loading circuit', which when triggered, produces
thrct7 pulses in sequence - a long low state A
o
pulse, a
positive short clocking pulse BD that occurs during the
lifetime v.L the pulse Aa, and a short low state pulse Co'
a continuation pulse after the lifetime of Ao as shown in
Fig. 7.4.
The first two of these pulses are used to load
the binary data at the inputs of the Phasor. Vernier,
Shifter, and Hundred clocks into the Q data storage of these
counters. The third pulse simply activates the next control
circuit. Note that no data is loaded into the Q data
storage areas of the Zero clock here.
Flip-flop 4 forms a dual gate. It is initially
set in mode one, whence the continuation pulse Co proceeds
to the system of three flip-flops immediately below the
loading circuit, called the 'Three clock'. This circuit
is so named because it can put out only three pulses which
are emp loyed :
1. to test the number capacity of the 'Hundred' clock,
and 2. to control a dual flip-flop circuit entitled
'Q clock'. and
3. to provide a continuation pulse.
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If the data in the 'Hundred' clock Q data represents a digit
less tnan two, then the '0 clock' becomes active.
This '0 clock' controls all the circuitry in
the upper half of the diagram lying between the loading
circuit and the Zero clock. This circuitry is required to
decide:
1. if the 'Q clock' will be used in the Active division,
and 2. how it will be used - that is how the 0 data
storage of the shadow clock will be updated before being
passed to the Q data storage of the Active division I s Zero
clock. This operation is discussed fully under the section
'Set-up I.
Now the third pulse, which is the continuation
pulse, also provides an inverted pulse used to turn on the
Shifter clock ~nd the Shifter - Phasor - vernier control
circuit. This permits:
1. the vernier and Phasor to decrease their data by one,
and then
2. the data in the Q data storage areas of the Shifter
to be added to the data in the Q data storage areas of the
F: -<;or - thus shifting the data. values in the Phasor Q data
storage.
When the Shifter data value becomes zero, the Shifter puts
out a low state pulse which is employed to turn off its
control circuit.
By these means, the data input into each set of
.,
clocks is updated and appears in the output of these shadow
clocks ready for transfer to their active components.
In order to control the four parallel modules.
as well as control and record the states in each of ths
modules, a special circuit entitled 'Control' has been
created which monitors the actions of all circuits making
up the entire time interval evaluation system. This control
1. that all steps are carried out properly in time.
and 2. that once thE' system is initiated, the output
pulses are automatically obtained.
The control also makes the automatic adjustment so that the
proper control is maintained even when as few as one module
is employed.
The division will now be described completely
under the headings:
1. The Hundred clock,
2. The Three clock,
3. The Q clock,
4. The vernier-phasor relationship,
and 5. The set-up function,
7 . 1 The Hundred clock
Consider Fig. 7.1.1. This is the schematic
diagram for this circuit. This clock consists of five decade
counters clocked synchronously in the down count mode. The
clock in this module is similar to the one in the Active
division.
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The binary input data enters the counters at
inputs An' B
n
, C
n
' and On' and it is finally available in
the Q data storage areas QA ' Os ' Qc ' and 00 upon
n n n n
receipt of loading pulses A
o
and B
o
' The counter number
is n.
In the passive module, this clock can receive
only two pulses, and they come from the 'Three' clock.
These two pulses are employed to determine "'hether the clock
in the active module ,,:111 count or remain idle. The
criteria for the 'Hundred' clock to be us~d in the Active
division is that the data input in the hundreds division
must be greater than 2.
If upon receipt of two pulses, terminal 15 of
the fifth counter "does not" put ..:lut a low voltage state,
then:
1. the Q data storage is greater than the data for
the digit 2, and
2. the Q data storage of this clock appears at the
inputs of the active clock.
At the end of the set-up operation, this data will be loaded
iuto the Q data storage areas of the active clock and that
clock will be partially enabled by 'Control' at this time.
Note that this clock is enabled by the 'Three 1
clock when the Q output of flip-flop 7 assumes a low voltage
state, and Lhis state of the flip-flop will persist until
the three pulses have been delivered by the 'Three' clock.
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Recall that only two of these pulses may reach the inputs of
the passive 'Hundred' clock.
The two cases possible, when terminal 15 of the
fifth counter "does" put out a low voltage state, are dealt
with under the secti.on entitled, The Q clock.
Note that this clock counts by single periods
in the passive module. since we are not timing in the Passive
division. while in the Active and Time interval evaluation
divisions, this clock counts by groups of five periods which
constitute hundreds of nanoseconds. Consequently. the
Passive division can be updated at high speeds which is
important when used in conjunction with the Interval evalu-
ation division. In both the Passive and Active divisions,
this cl~ck counts down, but in the Time interval evaluation
division, it counts up.
7.2 The Three clock
This clock consists of flip-flops 5, 6, and 7
together with NAND gates 4 and 5 and AND gates 16 and 21.
As stated earlier, this circuit must enable the 1 Hundred'
clock in the passive module, and while enabling it, deliver
two pulses to it. The 'Three' clock will disable the
'Hundred' clock.
Note that when this clock is enabled by the
r,arrow low voltage pulse from Inverter 11 during the first
phase of the set-up procedure, the 'Q clock' gate (flip-
flop 8) is also preset ready for the testing of the
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•Hundred' clock.
7.3 The Q clock
This "'ection explains how the 'Q clock'
controls the 'Zero' clock. Consnlt Fig. 7.3.1 which is an
enlargement of the 'Q clock' control section of Fig. 7.:1
while reading this section. Some recapping will occur here
j.n order to ensur~ that the complexity of the system is
properly described and explained.
When set-up is activated, a low pulse Co comes
from NAND gate 1 and arrives aih lltaneously <It terminal 1
of NOR gate 2 and terminal 2 of NOR gate 3. since the
voltage level at terminal 2 of ~OR gate 2 is kept hiqh by
the output voltage of flip-flop 4 whose terminal Q is
positive, this pulse Co operates only on NOR gate 3 to send
a positive pUlse to Inverter 11. This inverter puts out
a low voltage level pulse which clears flip-flops 5, 6, and
7 and also activates the 'Three' clock.
Then the 'Three' clock puts out 3 pulses of
which the first two go to the 'Hundred' clock. If the 0
data storage of this clock is 0, I, or 2, then 2, 1, or 0
pulses respectively will be inputted to the 'Q clock' to
establish the values of Q I and °2 . The three possible
conditions for the 'Q clock'
l. two input pulses, Q, " +, Q, . +
,. one input pulse. Q, . +, Q,
-
0
3. no input pulse. Q, ~ 0, Q, = 0
TRIGGER
ALERT
Fig. 7.3.1 Q CLOCK CONTROL FOR ZERO CLOCK
:::
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Recall that 200 nanoseconds were reserved for the operation
of the vernier. Now since the data value in the 'Hundred'
clock's Q data storage area can be 0, 1, or greater than or
equal to 2, there are three possible conditions for which
the Passive division must search. The 'Q clock' records
which of the three conditions exists and causes the Passive
division to update its output data storage so that the
Active division will function properly.
Earlier it was explained that the vernier
required only a maximum of 5 periods (loa os) to c.letermine
the units of nanoseconds. This property of a maximum of
100 nanoseconds permits the operation time of the 'Fhasor'
to be reduced from 200 to 100 nanoseconds for the case when
the Q data storage of the 'Hundred' clock is 1. For the
case when this storage is zero, the operation time of the
'phasor' is reduced by 100 nanoseconds and the conditions
set up so that during the active counting period, the • Zero'
clock will count down 100 nanoseconds concurrently with the
'Phasor t and the output of the 'Zero' clock will establish
zero time. Thus the time interval between this zero time
and the time when the vernier output pulse occurs is the
required time interval.
Pulse 3, inverted, now comes from NAND gate 4
and it clears flip-flops 11, 12, and 13, and this pulse
also goes to Inverter 6. Inverter 6 puts out a positive
pulse which turns on the 'Phasor' and 'Vernier' clocks via
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flip-flops 15 and 16 and which also goes to EXCLUSIVE-OR
gates 10 and 4, while at the same time causing the count
down direction for these two clocks to change to the count
up mode.
Now by means of the circuitry associated with
flip-flops 11, 12, and 13, two and one pulses are added to
the data stored in the Q data storage of the • Phasor' and
'vernier' clocks respectively. Then the 'Shifter' clock is
turned on and its Q data is added to the Q data storage of
the 'Phasor' clock. The low output level voltage from
terminal 15 of the I Shifter' when the data in the Q sto::'"age
of the 'Shifter' becomes zero, acts via Inverter 5 to turn
off the 'Phasor' and 'vernier' clocks, and also to set flip-
flop 4 so that its Q output assumes a low voltage level.
Note that although the 'Vernier' clock was not shut off by
its control flip-flop 16 while data was transferred from the
'Shifter' to the 'Phasor', it was inactive during this
transfer being isolatad from that data since it could only
receive one pulse via the circuitry of flip-flops 11, 12,
and 13.
When the 'Phasor' and 'Vernier' clocks are
shut off by their control flip-flops, namely 15 and 16,
their count mode changes back to the count down mode.
The low voltage level pulse that resets flip-
flop 4 and which came from terminal 15 of tne 'Shifter'
clock, also reactivates the Data loading circuit by clear-
ing flip-flops 1, 2, and 3. This causes Ao ' Bo ' and Co
Case 1.
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to be generated again being redesignated as AI' B1 • and Cl ,
Now I\} ilnd B1 perform the function of loading the I Zero'
clock.
Now we come to the 'Zero' clock which can be
active in two of three possible CilSCflo which are set up by
the 'Q clock'.
Q clock: 01 '" 0, 02 = o.
Since terminal 1 of NOR gate 3 is now held at
a positive voltage level <lnd terminal 2 of NOR gate 2 is <:It
(l low voltage level, pulse Cl passes via NOR tjate 2 and
Inverter 9 to NOR gates 4 <Jod 5. This pulse C1 is now a
low voltage pulse due to Inverter 9, <lnd since O} = 0,
terminal 1 of NOR gate 5 is at a low voltage level, we have
a high voltage pulse which ['asses throuCj'h EXCLUSIVE-OR
gates 17 and 16 to give a trigger pulse to 'Control'.
Case 2. Q clock: O} = +, 02 = O.
Now terminal 1 of NOR gate 5 and terminal 2 of
AND gate 5 are both at a positive voltage level while
terminal 2 of NOR gate II is still at a positive voltage
level. 'rhus Cl gets through Inverter 9 but is blocked by
NOR gates II and 5. But because Cl is here a pos-itive pulse,
it can pass via AND gate 5 to EXCLUSIVE-OR gates 2 and 5 to
turn on the 'Zero' and 'Phasor' clocks respectively. Thus
these two clocks will count concurrently until the Q d<J,ta
storage of the 'Zero' clock is zero. Note that the 'Phasor'
is now in the count down mode, but the 'Zero' clock is
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<11ways in the count down mode. Also note that terminal 5
of the 'Zero' clock is joined to 01 of the 'Q clock' which
is at a positive voltage level. This causes the data input
of the 'Zero' clock to be five.
Terminal 15 of the 'Zero' clock puts out a
low voltage: level pulse to flip-flop 17 slid Inverter 1 when
the subtraction is completed, ilnd thus:
1. turns off this clock via this flip-flop ilnd
2. turns off the 'Phasor' via EXCLUSIVE-OR gate 5
while Inverter 10 sends a low voltage level pulse to NOH
gate 6. l'rOrn this gate, a high voltage level pulse r::lncs
via EXCLUSIVE-OR gate 16 to give the trigCJer alert pulse to
'Control' .
Case 3. Q clock: 01 '" +, 02 = +.
All actions are the same as in case 2 until the
low voltage level pulse arrives at terminal 2 of NOR gate 6.
Terminal 1 of this gate is joined to output terminal Q of
flip-flop 10, and Q is at a high voltage level; thus NOR
gate 6 is inactive. But now inputs 2 and 3 of AND gate 4
are batt. at a high voltage level, so that the pulse from
Inverter I passes through AND gate 4, sets flip-flop 18 so
that its Q output is at a low voltage level, and retriggers
flip-flops 1, 2, and J to give reloading pulses A2 , 8 2 , and
C2 . A2 and B2 again load the Q data storage of the 'Zero'
clock to five. Because terminal 2 of NOR gate 4 is at a low
voltage level, C2 passes via NOR gate 4 to EXCLUSIVE-OR
gates 17 and 16 to gh"e the trilJ'Jer alert to 'Control'.
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Because the Q data storage of the I Zero' clock
is now set at five, and Qc is at a high voltage level, the
state of Qc will be transferred to the data input of the
'Zero' clock in t.he active module, and will finalJ,y be
loaded into the Q data storage area of that clock by
'Col~trol' to set that clock's Q data for the digit four
after all alerted modules have been set-up.
7. I\. The Phasor-v£'rnier relatio,:\ship
The last 200 nanoseconds wi th the tens and
units of nanoseconds are determined by a clock called a
'Phasor' and a second clock called a 'vernier'. both
fun .... +.;.ioning in conjunction with each other. The first clock
is called a phasor because it deci.des when the 'Vernier I
should start and thus presets the phase of the termination
vernier pulse relat.ive t.o the 'Phasor'.
The Phasor-Vernier relationship is described
in two steps.
1. Diagram 7.4.1 illustrates how the 'Vernier' is
started by the ripple carry pulse put out by the 'Phasor'
when the phasor's Q data storage becomes 1 with the clock
pulse numbered 1, as shown in lines 7, 6, and 5 respectively.
2. Diagram 7.4.3 and following diagrams show what
digits must be loaded into the 'Phasor' and 'Vernier' to
establish different required time intervals
Consider Fig. 7.4.1.
Line 1. Thj.s line depicts a train of square waves being
.00
I
'Mo•••••7...5.4.'.2.'.0.....7.
2 e4~~~':4':4ii1'A4?4'''''!4~.'''~':4.2
3 • RC
4
5
6
7
B
9
10
II
12
13
14
15
16
•.•..7...5.4.'.2.'.0.
RC
----... ""---20
---1A.
Fig. 7.4.1 PHASOR-VERNIER RELATIONSHIP
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received by a digital decade counter preset to the number
9, and set in the count down mode. The numbers to the left
of the pulses tell us the nUll'ber of pulses that must corne
before the counter will reset its Q data storage states to
the digit 9.
Lin~ 2. This line gives the Q data storage states as a
function of the count. This was explained in Fig. 7.1.
Line 3. Indicates that the high state of terminal 15 of
this counter changes to a low state upon receipt a..: the next
clock pulse after the Q data storage states change to the
states for the digit 1. Note that this gives a falling edge
to the state of terminal 15 very ne<1rly coincident with the
rising edge of pulse numbered 1 in line 1. This £al11n9
edge is required to activate oscillators, counters, flip-
flops, etc. Also note the rising edge when the Q data
storage states become the states for the digit O.
Line 4. This line depicts the pulses from the 'Five'
clock or the 'divide by 4' counter. As pointed au;" under
the section "Hundred' clock, this gives a period of 100
nanoseconds.
Line 5. This line indicates that when the leading edge
'a _ a' occurs, and when the 'Hundre-:".' clock runs out, the
'divide by 4' counter becomes a 'divide by I' counter and
its output becomes the normal 50 Mhz wave train. These
pulses go to the 'Phasor' which becomes active at the advent
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of 'a .. a'. Notice that the first ten pulses in this train
are numbered backwards from 9 to 0 because the count is down.
Also it is to be noted that the first pulse to be counted by
the I Phasor' comes 20 os later than 'a - a'. and its time of
rising is independent of any delays in switching from the
'divide by 4' mode to the 'divide by l' mode, the nOT" t
wave tI:ain. These ten periods after 'a - a I are each 20 os
in length, and they are required to complete the hundreds
count and supply time for the I Vernier' to function. Now
suppose that we wish to clock 300 os. There would be one
pulse for the 100 os due to the 'divide by 4' circuit to the
'Hund=ed' clock followed by ten 20 os pulses to the 'Phasor'.
Line 6. Terminal 15 of the 'Phasor' changes its state
to a low state when pulse numbered 1 is counted, and the
'Vernier' becomes operative due to the falling edge at
terminal 15.
Lines 7 Ii 8. Now time zero is to be indicated by the
vernier driver output pulse, and if there are no tens or
units of nanoseconds, counting must terminate wit.h the first
edge of the 'Vernier' coincident on the zero state of the
'Phasor'. Since terminal 15 of the 'Vernier' can also go to
the low state on the next clock pulse after its Q data
states have become the states for the digit 1, and since the
'Vernier' is also in the down counting mode, we see that the
'Vernier' data input must be set to one in Order to have
time zero take place at the proper time. Referring to the
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vernier oscillator section, it is stated there that when
that oscillator is enabled, 20 ns will elapse before the
first rising edge appears, after which all rising edges
occur at intervals of 22 nanoseconds. Thus, if the 'Phasor I
is set at nine, its terminal 15 will put out a falling edge
when its Q data states change from the states for the digit
1 to the states for the digit O. This activates the vernier
oscillator to give a leading edge 20 os after it has been
enabled, thus causing the 'Vernier' to change the state of
its terminal 15 to a low state. The falling edge occuring
with this change of voltage level indicates time z.ero count
for the 300 os. This indicates that the 'Vernier' should
have been preset to have the Q data states representing the
digit 1.
Line 9. The vernier driver puts out a positive pulse
so that its leading edge occurs at time zero. This is the
undelayed vernier system.
Lines 10 & 11. If we wish to add 1 ns '.::> the 300 ns time
interval, we delay the activating signal to the 'Vernier I
by 1 ns. Then the state of vernier terminal 15 will change
to the low state 1 ns after the hundreds count has been
completed. This is the delayed vernier system.
Line 12. The vernier driver output pulse occurs I ns
after the hundreds count has been completed. Thus we have
counted 301 nanoseconds.
Line 13.
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If one is added to the 'Phasor' input data,
as to increase the count from 9 to 10, then the phasor
terminal 15 will put out its low voltage state one period
or 20 os after the time the hundreds count has run out.
This would add 20 ns to the 300 ns giving 320 ns for the
undelayed vernier system. For the delayed vernier system,
we would have 321 ns. But since we now require to count the
number 10 instead of the number 9, we must use a binary
counter here instead of a decade counter. This gives us a
new counting range extending from 15 to 0 consecutively in
the coun t down mode.
Line 17. If now we delay the enabling signal to the
'Phasor' by 10 ns while the 'Phasor' is set at 9, we will
cause the phasor terminal 15 to change its voltage state to
the low state 10 ns after the hundreds count has been
completed. Then the delayed phasor system and the undelayed
vernier system combination gives 310 ns.
Line 20. The vernier driver output pulse appears at the
end of 310 os.
Lines 21 & 22. For the delayed phasor system and the delayed
vernier system combination, we see the vernier driver output
pulse coming at the end of 311
In this manner, any time period can be measured.
This is part of the explanation of the sliding vernier. Thus
each digit added to the phasor storage will alter the phasor
counting time by 10 or 20 ns. But note that this change in
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the phasor count will be arranged by the 'Shifter I. The
'shifter' clock contains the information as to whether the
'phasor' operates on the normal or inverted clock. This
permits the 'Phasor' to count either the odd or evcm number
of tens. This was mentioned earlier, and will be fUlly
exp] ained shortly. with regard to this point, note that
in line 17, the •Phasor' saw the inverted clock.
Now we turn to the machine language required
to carry out all the foregoing time interval generating
operations. This language or code will make it possible to
keep track of the system. Code tables, Table 7.4.1 to
Table 7.4.6, are employed to show how this code was designed
and to explain how the system functions.
Consider Table 7.4.1. The digits, 0 to 9, are
each designated for digital circuits by a four element code,
employing only two numbers, 0 and 1, as shown in Table 7.4.1,
which gives the digital representation for each of these
digits in our reversed order.
Notice that if column one is ignored, then
there are duplicate rows of combinations of zeros and ones.
That is for the digits 0 and 1 we have (0 0 0) and for the
digits 2 and 3. we have (1 0 0). Thus by cutting off the
first digit, a new code can be formed. since we use 4 bit
woxds, a null digit, say 0, is added to the remaining trios
of digits. This additional fourth digit is needed to meet
the requirements of the counter' s four inputs. Then the
TABLE 7.4.1 BINARY CODE FOR DIGITS 0 TO 9
OIGIT N CODE
0 0 0 0 0
1 1 0 0 0
2 0 1 0 0
3 1 1 0 0
4 0 0 1 0
5 1 0 1 0
6 0 1 1 0
7 1 1 1 0
8 0 0 0 1
9 1 0 0 1
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first digit. which we cut out of the code. can be used to
determine whether the normal or inverted clock is employed.
By this means, we end up with split Code 1 given in
Table 7.4.2.
Thus when a digit, say No' is dialed into the
system, the first part of the code for that digit, let it
be lettered X
o
' decides whether the system sees 0 or I,
Le. - whether the count is even or odd. If it sees 0,
then only the even digits are possible, Le. - 0, 2, 4, 6,
and 8. If it sees 1, then the possible digits are 1, 3, 5,
7, and 9.
The remaining numbers in the split code, plus
the dummy 0 in the fourth positicn, may now represent one
of the digits 0, 1, 2, 3, and 4. Let Yo stand for this
digit. But this has made a new code as shown in split Code 2
of Table 7.4.2. Here we now have:
0=(00),1 05 (10),8=(041,9=(14),
etc. Thus we now let No = ( Xo Yo ).
Now in the case where ....e call for 0 ns, we
require the •vernier' to go low on 1. Then to the second
member of the split code, Yo' one is added, chang ing the
code for 0 from 0 "" ( 0 0 ) to 0 '" ( 0 I ). This is the
true code for 0 nanoseconds. In this manner, Split Code 3
was created, and it is given in Table 7.4.2. Let Y1 stand
for this new member of the new split code, i.e. -
Nl os ( Xo VI l.
TABLE 7.4.2 SPLIT CODES I, 2, AND 3
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SPLIT CODE SPLIT CODE SPLIT CODE
1 2 3
No No N,
SPLIT CODE SPLIT CODE SPLIT CONE
X
o Yo Xo Yo Xo Y,
STATE DIGIT STATE DIGIT STATE DIGIT
0 0 0 0 0 0 0 0 0
0 1
1 1 0 0 0 0 0 1 1
2 0 1 0 0 0 1 0 0
1 2
3 1 1 0 0 0 1 1 1
4 0 0 1 0 0 2 0 0
2 3
5 1 0 1 0 0 2 1 1
6 0 1 1 0 0 3 0 0
3 4
7 1 1 1 0 0 3 1 1
• 0 0 0 1 0 4 0 0
4 5
9 1 0 0 1 0 4 1 1
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Now we need a code for the "Phasor I so that its
terminal 15 will put out a low state voltage at the proper
time - when its Q data states represent the digit 1.
Notice that from line -1 of the pulse time chart, Fig. 7.4.1.
the 'phasor' must be set to 9 causing the 'Phasor' to count
9 x 20 '" 180 ns, while the 'vernier I is to count the
remaining 20 nanoseconds.
NO\'I returning to split Code 1, Table 7.4.2,
and remembering that the extra colwnn is set to 0, take
inversions of the first three digits of that code, i.o.-
for 0 ns, 0 '" ( 0 fl 0 0 ) becomes 0 "" ( 1 1 1 0 ). to get a
new partial code for this time of f) ns. Now notice that
according to the binary codes given in Table 7.4.1, this new
partial code stands for the digit 7. But recall that for
o ns, the 'Phasor' \vas to be sat at 9. Thus we must add 2
to this partial code to get the required number 9. That is:
7 + 2 :: (l 1 1 0) + (0 1 a 0) :: (1 a a 1) :: 9. Recall, all
binary numbers are written here in reverse order so that
they match the order of the counter's inputs.
Nmv add 2 to each line of the complement of Yo
of Table 7.4.3. This indicates how we get a new code that
will set the 'Phasor' so that its terminal 15 will put out
a 1m" voltage state at the right time. In this manner, the
preliminary phasor code HZ = ( X
o
y 2 ), y 2 coming from
Table 7.4.3. Note that the second member of this code
ranges from £I to 5 inclusive.
TABLE 7.4.3 PRELIMINARY PHASOR CODE
COMPLEMENT ADD 2
Yo OF
YO
Y2
o 0 0 0 1 1 1 0
7 9
o 0 0 0 1 1 1 0
1 0 0 0 o 1 1 0
6 8
1 0 0 0 o 1 1 0
o 1 0 0 1 0 1 0
5 7
o 1 0 0 1 0 1 0
1 1 o 0 o 0 1 0
4 6
1 1 o 0 o 0 1 0
o 0 1 0 1 1 0 0
3 5
o 0 1 0 1 1 0 0
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Now consider the tens of nanoseconds. Split
Code 2 of Table 7.4.2 shows the code for the tens developed
to give a short code involving ei ther 0 or 1 in the first
position, and one of 0, 1, 2, 3, or 4 in the second position.
That is No ::: ( Xo Yo ). Now note that Yo is the digit that
appears in the shii\:er data input storage.
Then to develop the full phasor code, we take
Xo to indicate even (0) or odd (1) tens, and Yo is added to
Y2" Recall that the digits 0 to 4 represented in Split Code
2 of Table 7.4.2 by Yo are added to the phasor data by means
of the 'Shifter' clock. The full phasor code with shifter
data added is given by Table 7.4.4. Now No becomes:
N3 = ( Xo Y3 ).
Table 7.4.5 gives examples of the joining
together of two codes to get a complete code for the
"Precise Time Interval System", while Table 7.4.6 lists
the codes for all periods of time ranging from 0 to 99
nanoseconds. Recall that the hundreds of nanoseconds are
supplied by the 'Hundred' clock.
The pulse time chart, Fig. 7.4.2 illustrates the
principle behind the , vernier , . Note that, as the number of
required nanoseconds increases, ranging from 0 t~ 9, the
'Vernier' must start earlier in time. Also note that the
first line shows only the last five pulses supplied to the
'Phasor'. These pulses demonstrate the relationship of the
'Vernier' to the 'Phasor I, showing how the correct vernier
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TABLE 7.4.5 SAMPLE OF FULL CODE
PHASOR VERNIER
NS CODE CODE FULL CODE
-- --- ----
0 (0 9) (0 1) (0 9 0 1)
10 (1 9) (0 1) (1 9 0 1)
1 (0 9) (1 1) (0 9 1 1)
11 (1 9) (1 1) (1 9 1 1)
22 (0 9) (0 2) (0 9 0 2)
32 (1 9) (0 2) (1 9 0 2)
85 (0 11) (1 3) (0 11 1 3)
95 (1 11) (1 3) (1 11 1 3)
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TABLE 7.4.6 FULL CODE FOR 0 TO 99 NANOSECONDS
NS CODE NS CODE NS CODE NS CODE NS CODE
0 (0 9 0 1) 20 (0 10 0 1) 40 (0 11 0 1) 60 (O 12 0 1) .0 (0 13 0 1)
1 (0 9 1 1) 21 (01011)
"
(0 11 1 1) 61 (01211) ., (0 13 1 1)
2 (0 8 0 2) 22 (0 9 0 2) .2 (0 10 0 2) 62 (0 11 0 2) .2 (O 12 0 2)
3 (0 • 1 2) 23 (0 9 1 2) .3 (0 10 1 2) 63 (0 11 1 2) .3 to 12 1 2)
• (0 7 0 3) 2• (0 8 0 3) 44
(0 9 0 3) 64 (O 10 0 3) 8. 10 11 0 3)
5 (0 7 1 3) 25 (0 8 1 3) .5 (0 913) 65 (0 10 1 3) 85 (0 11 1 3)
6 (0 6 0 4) 26 (0 7 0 4) 46 (0 804) 66 (0 9 0 4) 86 (0 10 0 4)
7 (0 6 1 4) 27 (0 7 1 4) 47 (0 8 1 4) 67 (0 9 1 4) B7 (0 10 1 4)
8 (0 5 0 5) 28 (0 6 0 5) 48 (0 7 0 5) 68 (0 8 0 5) 88 (0 9 0 5)
9 (0 5 1 5) 29 (0 6 1 5) 49 (0 7 1 5) 69 (0 8 1 5) 89 (0 9 1 5)
10 (1 9 0 1) 30 (1 10 0 1) 50 (I 11 0 1) 70 (1 12 0 1) 90 (1 13 0 1)
11 (I 9 1 1) 31 (1 10 1 1) 51 (l 11 1 1) 71 (1 12 1 1) "
(1 13 1 1)
12 (1 8 0 2) 32 (I 902) 52 (1 10 0 2) 72 (1 11 0 2) 92
(1 12 0 2)
13 (1 8 1 2) 33 (I 9 1 2) 53 (l 10 1 2) 73 (1 11 1 2) 93
(I 12 1 2)
14 (1 7 0 3) 34 (I 3 0 3) 5. (1 9 0 3) 74 (1 10 0 3) 94
(1 11 0 3)
15 (1 7 1 3) 35 (I 8 1 3) 55 (1 9 1 3) 75 (1 10 1 3)
95 (1 11 1 3)
16 (1 6 0 4) 36 (1 7 0 4) 56 (1 804) 76 (1 904) 96
(1 10 a 4)
17 (1 614) 37 (1 7 1 4) 57 (I 8 1 4) 77 (I 914)
97 (1 10 1 4)
,. (1 5 0 5) 38 (I 6 0 5) 58 (1 7 0 5) 78 (1 8 0 5) 98
(1 9 0 5)
19 (1 5 1 5) 39 (I 6 1 5) 59 (1 7 1 5) 79 (I 8 1 5)
99 (1 9 1 5)
107
P-"PHASOR
V__ VERNIER
OV-+OELAYEO
VERNIER
II
12
10
9
8
7
6
5
4
3
16" '" "" '., 2" '., 0" n n [p
-.t I+~~~~ -.f 1+20 --+- 0
2-T1ME-- + 'r.V
I --I~'
+ 'r'III DV
--11+2
+ 'r<4 2f11!11V
-.t~,
+ ',r!I 2,r!1DV
--I \4-'
+ 'r'III 2r. 'r'IIIv
--II+-'
+ '~ 2,r!1 ',r!IDV
--I 1+-.
+ ',r!I 2,r!1 '., ',r!Iv
--.t 1+-1
+ ," 2" ,~ ',r!IDV
--I \4-6
+ ',r!I 2fll1!1 ',r!I 'r'II 'r'IIv
--.t 1+-9
+ ," 2~ "" • ..., '"DV
--I 1+-28
+ 'r'II 2,rll1 ".., ." ",r!I
Fig.7.4.2
PHASOR VERNIER PULSE TIME CHART
lOB
time is found. One can easily see the number of vernier
pulses needed to cause a digital time shift between the lead-
ing edge of the zero phasor pulse and the required leading
edge of the 'Vernier I .
The vernier pulses carry two sets of numbers,
one set above and another set below each wave train. The
upper number gives the number of pulses needed to give a
required shift in time, while the lower ones tell to what
number the 'Vernier' should be set. Recalling that terminal
15 of the 'Phasor' must put out a low voltage state when the
phasor Q data states represent the digit 1 in ol:der to
enable the 'Vernier', we see from this chart that for a 2 ns
shift, that pulse numbered 2 will have to be renumbered to l.
In like manner for a 4 os shift, although the chart shows
the 'Vernier' being enabled on pulse numbered 4, the 'Phasor'
will have to look at ~his pulse as if it were numbered 1.
This simply means that as the number of nanoseconds required
increases, the phasor data is reduced. Thus the 'Vernier'
is started earlier on the phasor train of pulses.
The pulse time chart, Fig. 7.4.3 shows the
phasor pulses correctly numbered for 0, 2, 4, 6, and 8 ns.
Here the 'Phasor' is set at 9, 8, 7,6, and 5 respectively.
Since the 'Phasor' enables the 'Vernier' when its Q data
states change from the states representing the digit 1 to
the states for the digit 0, and that on the next pulse the
'Phasor' is disabled, we see that the 'Phasor' does not
always count down the full 200 ns after the 'Hundred' clock
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runs out. Thus whatever time is left of these 200 os, it is
covered by the vernier action of the ·Vernier'. Remember
that the first vernier pulse is due 20 os after the 'Vernier'
is enabled. It is important to note that since the 'Phasor'
foreshortens its scale while the 'Vernier' lengthens it~
scale, we have in fact a double vernier, creating the
equivalent of a sliding vernier. By this method, any time
period from 0 to 200 os can be obtained. 1\.lso. the only
delays to affect our results are:
1. the time of rise of th~ first leading edge from
the 50 Mhz slave oscillatC'r, and
2. the time of rise of the first leading edge from
the vernier slave oscillator. The delay in the rising of
this edge is controlled by the digital delay line to within
a discrepancy of SO picoseconds.
All other delays in switching, such as those occuring in the
switching from the 'divide by 4' mode to the 'divide by I'
mode, are unimportant, since these del.ays occur during the
inactive or dead time of the oscil.lator pulses. These delays
are less than 3 ns, while from the pulse time chart,
Fig. 7.4.2, the dead times are shown to be 10 and 11 ns for
the 50 Mhz and vernier slave oscillators respectively. The
counters are only active on the leading edge of the clock
pulse.
Note again that the 'Vernier' must occupy some
of the time set aside for the phasor-vernier operation.
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Note that in the case of tinle intervals less than 199n$,
the 'Hundred' clock is idle in the Active division. In
order to accomodate such time intervals, periods that are
less than 199 ns must be divided into two allotments.
1. 199 to 99 nanoseconds.
2. 99 to 0 nanoseconds.
Examination of Fig. 7.4.2 will show that there
are always at least five phasor pulses availaLle to start
thf 'Vernier'. Now if we subtract five from the phasor data
storage, we are removing 100 ns from t.he 200 ns - the time
allotted to the 'Phasor'. Since the 'Vernier' can give a
maxirnwn period of 99 ns, we can now easily obtain 199 ns.
This brings us to the reason for the 'Q clock', which tests
the • Hundred' clock and controls the I Zero r clock depending
upon the data input to the I Hundred' clock. This has been
mentioned earlier. The testing of the 'Hundred' clock is
further dealt with under the two sections: The Hundred clock,
and The Q clock.
It remains to be stated that the Q clock has
two outputs, 01 and °2 , When 01 ." + (high) and 02 = a
(low), the data input to the 1 Zero' clock in the Passive
division is set at five. Then during the set-up operation,
five is subtracted from the data sum of the 'phasor' and
'Shifter' data by means of the 'Zero' clock which can
activate the 'Phasor' clock and allow the subtraction of data
from the storage of that clock until the zero clock data
becomes zero. Thus the 'Q clock' automatically controls the
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I Phasor' clock. Note that for all time delay intervals
greater then 99 ns, there are no system delays affecting
the counting, and the delay counting can be stimulated by
an external trigger (see Fig. 7.4.4).
Now if we require periods of time ranging from
99 to 0 ns, then the 'Q clock' will give:
01 ::: + (high), °2 ::: + (high).
In this case, five will first be subtracted from the data
storage of the 'Phasor' as above, and the input of the 'Zero 1
clock is once more set to five. Now 'Control' will set the
data input to the 'Zero' cleck in the Active division to
four using the state of 0c and load four into the Q data
storage of this 010c)( in the Active division.
Now during the actual delay time counting, the
active zero clock will start and run concurrently with the
'phasor'. The falling edge of the high voltage state of
terminal 15 of the 'Zero' clock occurs when the Q data
storage becomes zero, but the positive rising edge of this
voltage level coincident with the resetting pulse will now
indicate the conunencement of the interval. The interval will
be terminated by the leading edge of a positive pulse
stimulated by the occurence of the Q data low voltage level
output of the 'vernier'. The advent of these two pulses
defines the interval. Some examples of intervals so defined
are shown in Fig. 7.4.5, namely for 0, 4, and a nanoseconds.
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7.5 The set-up function
The set-up operation converts the input data
into machine language. This system is unique in that an
electronic sliding vernier has been invented. The' Zero I
clock is also a vernier system. Recall that for this paper,
a clock is defined as any device such as a counter, flip-
flop, or specially designed circuit, etc. that counts or
keeps track of pulses singularly or in predetermined groups.
The set-up source is a high speed square wave
oscillator located in the control division. This oscillator
supplies the wave train that is used to time all set-up
functions, and further it provides loading pulses A
o
and
B
o
for the Active division. The frequency can be as high as
1 Mhz I but the present value is 600 KHz. This Jscillator
becomes active when inserted into the passive modules, and
will continue to operate until all modules are updated.
It is isolated from each module as soon as that module is
fully updated.
During the time that the SLt-up function is
active on any module that is alerted, the following
operations take place in each module independently. That is
we have parallel operation, but the specific steps are
occuring not necessarily simultaneously in different modules.
Fig. 7.5.1 will assist in following the various stages in
the process of updating a module.
Stage 1. The dual gate selection option 1 is chosen, the
Fig. 7.5.1 BLOCK DIAGRAM OF A PASSIVE MODULE
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'Q clock' set, and the set-up source inserted into each
module simu! taneously.
Stage 2. Time data is lODded into the Hundred, Phasor,
vernier, and Shifter clocks via pulsen 1'.0 and B
o
' Note that
the 'Zero' clock has no data leaded into its Q data storage
at this time.
Stage 3. 'Q clock' adjustments, if any, are made, thus
deciding whether the input to the I Zero I clock is 0 or 5.
Stage 4. The 'Phasor' and 'Vernier' clocks are adjusted
upwards by two and one counts respectively by the Updater
unit.
Stage 5. The data in the Q data storage of the I Shifter'
clock is added to the Q data storage of the 'Phasor t clock
vi:L the Shifter control.
Stage 6. Case 1. The 'Zero' clock input is 0 for
case 1 of the '0 clock' ( 01 '" 0, °2 '" 0 ). The option 1
is maintained, and a trigger pulse alerts 'Control' that the
module is ready.
Case 2. If the input to the 'Zero' clock is 5.
then option 2 of the dual gate is chosen and five is now
subtracted from the Q data storage of the 'Phasor'. Now
referring to the section entitled 0 clock, this is the case
for 01 :::: + (high). and Q2 :::: 0 (low). Then the tr igger pulse
alerts 'Control that the module is ready.
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Case 3. In this case, Q1 = + (high) and 02 = +
(high). Now option 2 is chosen by the dual gate t and after
5 has been subtracted from the Q data storage of the
'Phasor' clock as in case 2, then the active zero clock
memory is loaded with the dat~ 01 = + in order to control
the input of the 'Zero' clock of the Active division. Then
the trigger pulse is sent to 'Control'.
Upon receipt of all four trigger pulses,
from each alerted module, 'Control' isolates the set-up
oscillator from all passive modules, and loads the updated
time data into the Q data storage areas of the Hundred,
Phasor, Vernier, and Zero clocks in the active modules.
The set-up operation is now completed. Since
the new data is stored in the Q data storage areas of the
Hundred, Phasor, Vernier, and Zero clocks of the passive
modules, this data can be reloaded into the Q data storage
areas of the active modules using two loading pulses from
'Control'. If S type digital integrated circuits are used
in the construction of the system, frequencies up to 70 Mhz
may be employed.
The firing pulse enables each slave 50 Mhz
oscillator in each alerted module.
Consider Fig. 7.5.2. Here in chart form, all
the operations involved in the set-up function are clearly
laid out on numbered lines in order of their occurence
vertically, while the time appears horizontally across the
~,1.1.1
ALERT 2 ~ALERT 3
25 ~26~
c,
AlERT~
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page for each event, time being zero at the left hand margin
of the chart.
Line 1. The set-up oscillator inserted into each
passive module.
Line 2. Inverted pulse, Set pulse 1. Required to make
certain that the various circuits in each module start in
the correct mo.)des. Activation of data loading.
Line 3. The pulse of line 2 inverted. Option 1, count
periods of 100 nanoseconds.
Line 4. The broad low voltage state pulse A
o
delivered
to terminals 9 of the Hundred, Phasor, Vernier, and Shifter
clocks.
Line 5. The narrow high voltage state clocking pulse Do
delivered to terminals 2 of the clocks named ill line 4.
Loading of data into the Q data storage areas is completed.
Line 6. A narrow low voltage state pulse Co is provided
as a continuation pulse. It automatically activates the
next circuit - the 'Three' clock.
Line 7. The 'Three' clock puts out three positive
pulses, of which two pulses are employed to test the dat<l in
the 'Hundred' clock storage areas and set the 'Q clock'.
Line 8. This is the inversion of the third pulse from
the 'Three' clock. It is lettered '0'. It is also a
continuation pulse used to activate the updater circuit.
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This pulse also causes the 'Phasar' and 'Vernier' ClOCKS
1. have their counting directions changed from the
down to the up counting mode, and
2. each clock is turned on.
Lines 10 &- 11. The Preshifter clock causes two pulses
and one pulse to be added to the Q data storage of the
'Phaser' and 'Vernier' clocks respectively. Then the
'Vernier' clock changes bal.i< into the count down mode and
is isolated.
Line 12. The Preshifter clock now sends a low voltage
state pulse to the 'Shifter' clock, turns it on, and
causes the data in the Q data storage of the 'Shifter' clock
to be added to the data storage of the 'Phasor' clock.
Note that at this time the 'Zero' clock is idlE! because it
is isolated from all the above operations.
Line 16. The low voltage state pulse E put out by the
'Shifter' clock at zero count on the 'Shifter clock.
Option 2 of the dual gate is chosen.
Line 24. If 01 '" 0 and 02 '" 0, pulse E alerts 'Control'
that the module is prepared.
Line 18. If 01 =: + and 02 = 0, pulse E reactivates the
data loading circuit, yielding pulses Ao ' Bo ' and Co' now
redesignated as AI' Bl , and C1 for clarity. The set-up
clock is still connected to the 'Phasor' and 'ZeI:O' clocks,
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so that pulses Al and B1 reach terminals 9 and 2 of the
'Zero I clock respectively, causing 5 to be placed in the
Q data storage of this later clock. C1 is a continuation
pulse which then turns on the • Zero' and 'Phasor' clocks.
since both of these clocks are in the down counting mode,
5 is subtracted from the Q data storage of the 'Phasor'
clock. Note that these pulses represent a time of 100 ns,
the period of time by which the running time of the 'Phasor'
will be shortened in the actual timing operation by the
active module.
Line 21. When the Q data storage of the • Zero' clock
becomes zero. this clock puts out a low pulse F via its
terminal 15, and this pulse turns off both the 'Phasor'
and 'Zero' clocks. In addition, this pulse alerts 'Control'
that the module is ready (Ready Alert 2).
Line 26. If Q l = + and Q 2 = +. then the chain of events
for lines 19 and 20 take place, except that the low voltage
state pulse F now goes to the zero clock memory in the
Passive division. This memory will set the 'zero' clock
in the active module to the required mode. 'Control' also
receives pulse F as ready Alert 3.
When all modules are ready. the set-up clock is
disconnected from the passive modules, and the updated data
is loaded into the Q data storage areas in the active
modules by means of two loading pulses supplied by 'Control'.
CHAPTER 8
A HIGH SPEED PRECISION GATED OSCILLATOR
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'l'his oscillator was designed to operate at
median frequencies of either 50 Mhz to give a period of
20 nanoseconds, or at 45.45 Mhz to give a period of 22
nanoseconds.
The chief and most vital requirement of the
oscillator was that when it is gated on, or enabled, the
rising edge of the first clock pulse must appear early
enough in time so that its actual time of appearing at the
output terminals of the circuit may be adjusted to give a
20 nanosecond delay, which will match the period of the
50 Mhz oscillator. This would permit the counting of
intervals of 20 ns to give an accurate account of time,
commencing with the enabling of the oscillator. This also
makes it possible to commence counting time at any time
and have the uncertainty removed that would exist if we
tried to break into a wave train of pulses being emitted
by a continually operating oscillator.
The second important required characteristic
was that the leading edge of the first pulse should not be
distorted.
Third, all pulses thereafter should occur at
precise intervals of 20 or 22 nanoseconds respectively.
It was n"t possible to find a conunercial 'fTL
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chip that would fulfill these requirements. Either the
first pulse took too long to occur after the oscillator was
enabled,
regular.
the leading edge of the first pulse was not
Eventually it was decide:J'" attempt the design
of the required oscillator based upon the operational
characteri1"~tics of a differential amplifier. Finally the
line receiver MCIOl16P. which incorporates three identical
differential amplifiers in one chip, was investigated. (5,
7, 8).
Fig. B.1 is a schematic diagram of the final
oscillator. Amplifier 2 was used to design a high speed
Sctunidt trigger by first reducing the resistance of the
feedback line to virtually zero ohms.
The tuning of this oscillator is accomplished
by the use of varactor MV2107 in series with a pair of
10 pf capacitors. The control vol..::O.age for this varactor
may be adjusted from +0.6 volts to +10 volts.
The tuning resistor consists of a 100 ohm
resistor in parallel with a SK ohm variable resistor, and
the 100 ohm resistor is connected from the moveable tap to
one end of the variable resistor. The open end of the
variable resistor is then joined by a piece of wire to the
center tap in order to remove possible reflections from an
open resistor wire end. By means of this assembly, the tun-
ing resistance can be varied from 98 ohms to very nearly
R. R.
RI 220011.
CHIP MCIOll6P
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R. 50n 1%
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zero ohms.
The third amplifier serves as a buffer. It
also acts as a pulse shaper since it improves the rate of
fall of the trailing edge of the pulse and thus makes the
pulse more symmetrical.
The first amplifier acts as the turn on or
gating switch. The voltage supply and all control voltages
such as the varactor control voltage are well buffered by
the use of capacitors.
\-lh~n finally functional, the prototypE'! perform-
ed as follows. The on-off switching levels were. -1.27
volts and +2.0 volts respectively. The output wave train
was as shown in Fig. 8.2. In this diagram, the oscillator
appeared to be gated on 4.5 ns after the gate was closed.
The square wave oscillator used to switch the oscillator on
had a slow rate of fall for the falling edge of its pulse
and this made it difficult to read the time of actual turn
on of the oscillator.
Nevertheless, the first pulse rose in 14.7 rlS
after the aforementioned gating, and thus was within the
/,0 ns period required. It appeared that if the gating
pulse were a fast pulse, that is a pulse with a steep fall-
ing edge, this 4.5 ns period '.ght be reduced to 3 ns. If
this reduction is possible, it could be very beneficial
because this saving in time could be used to absorb time
delays in the output transducers. If proper test equirment
had been available to me, I would have replaced the MCIOl16P
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with the MCl061G because each amplifier in this chip has a
1. B os propagation delay instead of 2 os for the chip used.
Since the terminals of these chips are identical, one can be
!Substituted for the other in the prototype circuit. But
equipment was not available to carry testing any further.
As shown in Fig. B. 2, the first pulse must be
quite regular and it should approach a square wave in shape.
Also all the following pulses appeared at 20 os intervals
thereafter.
The turn off time of the oscillator is not of
importance, because the gating pulse which turns it off
also disables all the counters at the same time.
As a favour to me, the Physics Department of
The National Research Council carried out further tests on
the prototype. Their report shows that they found the
oscillator to be vary stable as to its frequency. Further,
the turn-on and turn-off delays of the gated oscillator
were very stable, being independent of:
1. the frequency of the gating pulse, which varied
from 500 Hz to 5 Mhz during their tesb.ng, and
2. thE: :Length of time the power was applied to the
oscillator before the gating pulse came, the test time rang-
ing from 10 seconds to one hour during their testing.
Photographs a, b, and c given in Fig. 8.3 are NRC's test
oscilloscope traces (12) for the oscillator. Photo {al shows
the response to a repeated gating pulse, while photo (b)
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shows the oscillator' 5 output relative to one gating pulse
(frequency of gating pulse is 5 Mhz).
A further inspection of photographs (a) and
(b) indicates that the gated oscillator puts out a rising
edge after the voltage level of the gating pulse becomes
positive with respect to the turn-on voltage level of the
oscillator. This rising edge of the oscillator's output,
although undesireable, causes no problems because thp. gat-
ing pulse employed in the system also disables the counters.
Thus the counters do not see this last oscillator rising
edge.
photo (e) shows the oscillator's output when
employing a gating pulse with a 5 ns/Div sweep speed. The
start-up delay can be measured from this photograph, and
this delay was shown to depend upon the t.L"igger voltage
level of amplifier 3, shown in Fig. 8.1, which indicates
that the turn-on time is somewhat adjustable. For example,
from Fig. 8.3. (c) we obtain a start-up delay time of 4.5
nanoseconds. The oscillator pulse shape appears to be
distorted in Fig. 8.3 (c). This distortion is due to the
scope that was employed by N.R.C. (12).
We investigated the oscillator's period as a
function of the control voltage. Table 8.1 indicates how
the frequency varied with variation of the varactor control
voltage above and below +1.0 volts. Fig. 8.4 indicates that
the shift is not linear but it is symmetrical about this
TABLE B.1 PERIOD VERSUS VARACTOR
CONTROL VOLTAGE
PERIOD CONTROL
VOLTAGE
Volts
20.8 0.5
20.4 1.0
19.5 1.5
19.2 2.0
19.0 2.5
18.9 3.0
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voltage in both directions. The maximum variation in the
period _3 0.8 os around the 20 os point. This is excellent
because it also indicates that a slight variation in the
varactor control voltage will not permit the oscillator's
frequency to depart sud<'lenly from the median frequency I
i.e. - that is, run away. Special circuitry for maintain-
lng the varactor voltage at a constant controlled value
will be shown in Fig. 10.1 and discussed there. Hence the
variation in the frequency will be eliminated.
The unit was mounted on a double sided copper
printed circuit board designed by me. the underside acting
as a ground plane.
Note that Fig. 8.4 indicates that the tuning
resistor value used (see Fig. 8.1) for the 50 Mhz oscillator
will have to be adjusted to give the vernier frequency of
45.45 Mhz, since the setting that was used to produce the
data for the 50 Mhz oscillator (see Fig. 8.4) will not
allow one to obtain the 22 os period. To achieve both
settings, the trinuner or variable resisto·.: should be at
least a 10,000 ohm variable resistor.
The output wave train of the oscillator circuit
shown in ::'ig. 8.2 must be fur~'ler adapted before it can be
used by the various circuits in which it will be employ~d.
Consider Fig. B.S. This figure is the
schematic diagram that shows the circuitry required to adapt
the wave train for the 'Hundred' and 'Phasor' clocks. Note
ENABLE
I
OV OFF
-3.2 V ON
M MCIOl25
MCI0131
Fig.8.5 50 MHZ SLAVE OSCILLATOR ADAPTATION CIRCUIT
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that terminals T1 and T 2 go to the 'Hundred' and the 'Five'
clocks respectively in both the Active division and the
Automatic time interval evaluation division. Note that the
'Five' clock is really the 'divide by 4' counter.
Terminals T1 and T 3 go to thE' 'Phasor' clcck
in the modules of the Active division.
Note that dalay lines are indicated just before
the output terminals '1'2 and T 3 . These delay lines can be
used to trim the first period to exactly 20 nanaser-colls.
If the MCI0616P chip is employed, this trirmning may amount
to as much as 1.5 os. Then a digital delay line could be
used to insert a 1 os delay. and a copper line trimmed to
insert the rest of the required delay to give the true
20 os period for the rise of the leading edge of the first
pulse.
Fig. 8.6 explains the need for the circuitry
shown in Fig. 8.5. First note that the vertical broken
line near the left side of the diagram indicates a zero
of time. This line tells us where time zero is located.
Consider the following:
Line 1. This is the actual voltage wave form of the
output of the oscillator both before and after it has been
enabled. Note that to the left of our zero time line, this
level is high, and this high level persists in being high
for 4.7 ns after the circuit has been enabled. This high
level during the 4.7 ns period must be removed or we will
OSCILLATOR ENABLED AT a
f (a, LOW)
(0 - bl
v (f -b)
C OUT
COUNTER ENABLED TI
8 WAVE SEEN BY IOIVIOE BY4' AND
PHASOR COUNTERS, fLOW
f <a. HIGH)
10 OSCILLATOR INPUT (b)
II e OUT < INVERSE OF liNE IS)
+-- TIME t =0
-
Fig.8.6 ADAPTATION OFOSCILLATOR OUTPUT WAVE FOR HUNDRED
AND PHASOR CLOCKS ~
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not be able to load our data into our counters because their
clock levels are high. Remember that a short clocking pulse
is requiz'ed to load the data into the Q nata storage areas
of each clock. This is our 50 Mhz wave train.
Line 2. Terminal f of translator 3 is held high, but
goes low with a
o
since f must assume the same level as a o '
Note the delay due to the reaction time of flip-flop l.
The voltage level of line 1 appears at input b of translator
2 r while the voltage levels of lines 1 and 2 appear at
inputs band f respectively of translator 3.
LiJ'es 3 & 4. These lines show the voltage differentials
between the levels in lines 1 and 2 as seen by translators
2 and 3 at their input terminals. Note that we now have a
narrow high voltage level just after the C'ircuit has been
enabled. We can not use lines 3 and 4 for the oscillator's
output because of this narrow hi9h voltage level.
Line 5. This is the sarne wave train as for line 4 com-
ing out of terminal c of translator 2. Note that the whole
train is delayed by 4.5 ns I which is the delay in the
propagation of tht-: input differential voltage through the
translator. We still can not use this as our output wave
train since this first short pulse must still be eliminated.
Line 6. This is the enabling pulse that emerges from
terminal d of translator 1. Note the delay of 4.5 ns. We
need to add approximately 2 ns to this delay by means of a
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trimmer delay line to ensure that the 'Hundred' clock does
nct see the first rising edge in Ii ne 5.
We need a delay of 0.7 ns to eliminate the
reaction of the counter to the first rising edge on line 5.
In addition we require a 0.8 ns delay trimmer to adjust the
first output period to 20 ns following translators 2 and 3,
as will be indicated below. Therefore a total delay of at
least 1. a os is required, and 2 os have been chosen to give
a margin of error.
This means that if terminal d is connected to
the terminal 'enable l' of a counter, then that counter
will appear to be enabled 6.5 os after the external enabl-
ing pulse comes from an external circuit as shown in the top
left of Fig. 8.5.
Line 7. This voltage line tells us when the counter is
enabled. Note that the falling edge here comes after the
falling edge in line 6. This is excellent, because the
counter will now be enabled after the rising edge of the
narrow high J -avel pulse of line 5. Thus the counter will
not see this rising edge and it will not count this edge.
Line 8. This is the wave train as now s<:!en by the
counter. Note that the first rising edge now comes 19.2
after the zero time of the external enabling edge. We can
insert a trimmer delay line and add 0.8 ns delay to give a
true 20 ns period for the first period. Thus we have our
normal 50 Mhz wave train in the proper form.
:"'39
Now the 'Phasor' can operate on this wave train
or on the inverse of this train. But it will require more
than just the inversion. In addition to the inversion, it
requires an extra pulse to occur 10 ns before the first
rising edge of the normal wave train.
Consid.:'!'r the following:
Line 9. This line shows that f remains high since
a
o
is high. We wish the voltage level t;': f to be decided
by the input data voltage a
o
' Note that this voltage ao
appears at one input of EXCLUSIVE-OR gate 1. using this
gate, we can cause the Q output state (';: flip-flOp 1 to
assume the same voltage level as at a
o
' But we want the
Q output voltage level to remain high until after the
oscillator has been enabled, and then let it follow ao '
We can do this by tying the common clock input of flip-
flop 1 to terminal a of translator 1. Note, Q has its
volt.'lge level preset high automatically before the enab-
ing of the oscillator.
Now if a
o
has a low voltage level, then as soon
as the common clock input level goes to the low voltage
level with the enabling low voltage level, the flip-flop
will follow a
o
in approximately 1 ns, and this change in
voltage level will cause the output of translator 3 to be
that of line 8, which is the normal wave train.
Line 11. But if a
o
is at a high level, then the output
will be the output of terminal e, which is now just the
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inversion of the oscillator wave delayed by 4.5 ns by
the translator. Note that the first rising edge of this
inveri:.~d wave train rises at approximately 9.2 os after
the eI'<>bling of the oscillator, Le 4.7 os plus 4.5 ns.
Thus a trimming delay line can be added to obtain the
required 10 os interval here.
In t.his manner either the normal or the invert-
ed wave trains can be chosen for the I Phasor '; the train
chosen depending only upon the voltage level of ao'
Now consider Fig. a. 7. This is the schematic
diagram of the circuit which adapts the output of the
vernier slave oscillator for the vernier clock. Here only
the inverted output of the vernier slave oscillator is seen
by the 'Vernier' clock. But we will require two different
clock trains. We create the second train by passing the
first train through a I ns delay line.
By using the inverted wave train which has its
first rising edge after 4.7 ns, there is ample time (about
15.3 ns) to permit the insertion of a switching circuit
formed by AND gatt:!s 1 and 2 and OR gate 1. The translator
and the delay trimmer will bring the total delay up to 20 ns.
The EXCLUSIVE-OR and flip-flop FFl, together with this
switching circuit, make it possible to choose which one of
the two wave trains will be inputted into MClOl25, which is
translator 2. The choice is decided by the voltage level
of the input terminal of the EXCLUSIVE-OR gate which depends
ENABLE I. -1.060 V OFF
0 .. -3.2 V ON
VERNIER SLAVE
OSCILLATOR
f
SET
-1.890 V
2~
MCIOl25
Fig. 8.7 ADAPTATION CIRCUIT FOR VERNIER SLAVE OSCILLATOR
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upon the voltage level of a~.
Fig. 8.8 shows how this circuit is able to
present the desired wave train to the 'Vernier' clock.
Line 1. Here we have the external enabling voltage
level from the 'Phaser' at the input of the vernier slave
oscillator llnd also at terminal a of translator 1 at ti.~
Line 2. This line depicts the normal pulse pattern
leaving the oscillator. commencing before time zero.
Line 3. Here we see the first falling edge entering
terminal c of translator 2. The wave has passed through
the delay line and the sWitching circuit, and thus has been
delayed an additional 10.7 os.
Line 4.
translator 2.
Line 5.
The steady high vol. tag9 level of terminal d of
This is the voltage differential 6.v between
terminals c and d of translator 2 which is delayed by the
sum of the delays of the vernier sli5ve oscillator and of the
switching circuit.
Line 6. Here, 19.9 ns after the enabling voltage level
occured, 6.v emerges from terminal e of translator 2.
Line 7. This shows the same wave train leaving
translator 2, but delayed by 1 ns if the train has been
delayed by the optional 1 ns delay as determined by gate 1
and flip-flop FFl.
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AS shown in Fig. 8.7, a trimmer delay line may
be inserted after translator 2 in order to adjust the period
to 20 ns (or 21 ns if the 1 ns delay option is chosen) .
Recall that although the vernier oscillator
has a period of 22 ns, the time of rise of the first leading
edge is required at 20 ns after the occurance of the enabl-
ing voltage level for the normal wave train.
CHAPTER 9
THE ACTIVE DIVISION: HIGH SPEED CLOCKING
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Block diagram, Fig. 9.1 depicts the arrange-
ment of components that make up the circuitry of the Active
division, and also shows the paths taken by the various
pulses. Fig. 9.2 is the schematic diagram for this division.
Also note that Fig. 9.1 shows the 50 Mhz and the vernier
slave oscillators, which are located in each module.
By means of Fig. 9.1, one can see that when the
trigger pulse to c~mes, it enables the 50 Mhz oscillator by
means of control CI , whiC"h then puts out frequency fa.
C2 is the control for the 'divide by 4' circuit. C2 was set
by the Passive division in order to give every fifth pulse
to the 'Hundred' clock - that is if the shadow 'Hundred'
clock' 5 data did not become zero during the test by the
'0 clock'. If that 0 data is not zero, the 'Hundred' clock
will count, but if it should be zero, this clock will be
idle. When this clock is idle, C 2 causes the passage of the
undivided oscillator frequency to the 'Phasor' clock.
Control C3 is the flip-flop which will disable the 'Hundred'
clock when its 0 data becomes zero.
Cs is the control, set by Q s of the Passive
division, which decides whether the . Zero' clock will remain
idle or count down 5 pulses concurrently with the 'Phasor'
in order t in this case, to establish a reference time zero
N
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for the 'Vernier I when time intervals shorter than 100 ns
are required. In this case the time interval between this
'Zero' clock output pulse and the 'Vernier' output pulse
is given by t 1 - t 2 . Control CB simply disables the I Zero'
clock when its Q data becomes zero.
Controls C4 and C7 likewise disable the 'Phasor'
and 'Vernier' clocks respectively when their Q data become
zero. Control C6 enables the vernier oscillator when the
'Phasor' clock is disabled. When the vernier Q data states
become zero, an output pulse occurs via the associated
driver at time t 1 giving a time interval, t 1 - to'
Controls CiC and ell allow the outputs of the
'Zero' and 'Vernier' clocks to be monitored by the Control
division, so that 'Control' may reload all Q data areas
automatically, and set each alerted module ready for another
time interval run, when monitoring signals have been
received from the alerted modules by 'Control'.
As shown in Fig. 9.1, the 'Hundred' clock will
put out a ripple carry pulse to control the activation of
both the 'Zero' and 'Phasor' clocks, as conditions require.
The 'phasor' clock will put out a similar control pulse to
initiate the 'Vernier' clock and the vernier slave oscillator.
Finally. the 'Zero' and 'vernier' clacks will put out similar
control pulses to their respective drivers.
The twa slave oscillators each have a frequency
adjustr _nt so that each frequency may be adjusted up or
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dO~Tn slightly about a c~ntral or median frequency.
By means of the two controls, the automatic
frequency control A.F,C. and the frequency adjustment
F. Adj. ,one can set :,oth oscillators to be exactly on
their respective frequencies. The A.F.C. control comes
from the Master frequency division and will be discussed in
Chapter 10.
Since these oscillators turn on very quickly,
it may be possible in some cases to adjust the delay lines
associated with these oscillators so as to compensate for
the time delays inherent in the output drivers employed for
a specific piece of external equipment. In this manner.
depending upon the driver used, one may be able to balancE'
out the driver's time delay.
Note that the use of E.C.L. logic throughout
this apparatus ",culd eliminate switches 51 and 52 and all
the translators in Fig. 9.2. In addition, the vernier used
tc measure the units of nanoseconds in the Interval evalu··
ation division would run concurrently with clocks A and D
of Fig. 1\ ,1, so that when the termination pulse comes all
time measurements (lOOs. lOs, units) ",auld be determined
concurrently and instantaneously (8).
Referring to Fig. 9.2, note the mechanical
switches 51 and 52 shown in the upper left hand corner of
this diagram. These switches were originallY intended to be
digital swito::::hes, Nhich were to perform two functions.
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1. to effect the loading of data into the Q data
storage of the various clocks by passing the clocking pulse
B
o
from the set clock during the loading cycle, and
2. to permit the passage of clock pulses to the above
clocks during the active clocking c~:::le.
Since digital switches are permanently a part of the circuit
in which they are employed, th-:::ir reaction or delay times
are added to the total existing delay time of that cireuit,
and their delay times cannot be removed. But there is no
room left timewise to accomodate this additional delay
inserted by the use of digital switches. If one switches
entirely to E.C.L. circuitry, eliminating the translators
and their 4.5 os delays, then digital switches can be used
for Sl and S2.
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CHAPTER 10
MASTER FREQUENCY CONTROL
The heart of tlle system is a precision crystal
controlled oscillator 0l''':lrating at 50 Mbz with a
temperature stability of 5 x 10-7 percent and a change in
frequency with time given by 2 x 10-6 hz/year (l x IO-8 hz /
day average), and frequency adjustment range sufficient to
compensate for 5-10 years of crystal aging: setable to
1 x 10-7 .
Two roaster oscillators are phase locked to this
oscillator, both of which are running contin'·Jously. One
master operates at SO Mhz giving a period of 20 os while
the second one operates at 45.'; 5 l>1hz for a period of 22 os.
The voltage outputs of the low pass filters of
these two phase locked loops are used respectively to vary
the reverse voltages applied to the varactors substituted
in place of the usual timing capacitors. In this manner,
smooth fine frequency tuning is obtained by each master,
together with stable frequencies.
But in addi tion to accurate frequencies, we
obtain relatively steady voltages due to the varactors of
the master oscillators, and these voltages are used to
control the varactors in the 50 Mh2 and vernier slave
oscillators that start up or turn off for the actual time
delay or time interval determination.
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Fig. 10.1 is a block diagram of this control
system. The frequency control, and the range control for
each slave oscillator is located on each oscillator board,
and may be used jointly to vary the frequency, so as to set
each oscillator to its proper operating frequenr''"j value,
while its varactor is under the influe':"lce of the control
voltage put out by its master control oscillator.
The foregoing gives a very sensitive system,
which, although it adjusts itself with sufficient speed,
does not tend to overshoot the equilibrium frequency value.
This is because the varactor reverse voltage must follow
the voltage given out by the re~pect:"ve master control
oscillator.
If the master control oscillators are located
adjacent to the acto.ive anu time interval evaluatiDn modules
respectively, then deviations from the required frequencies
by the slave oscillators due to temperature variations can
be minimized, resulting in a steady system.
So far we have discussed the normal phase-
locked system, shown in the lower half of Fig. 10.1. For
such a phase-locked system, there is a small frequency
variation or equivalently a small voltage variation. The
normal variation in frequency would be much less than that
shown in Fig. 8.4, since the allowable voltage variation
for the varactor must be less than ::!:. O. I volts around
its desired operating voltage.
,- - - - R~~ - - - -r - - -R:G~- - -,
I TRIGGER ADJUST 50 MHZ I TRIGGER ADJUST 45.45 MHZ I
~~Ro"~~~ ~;~~~ I I
FOUND IN NIGN I I I
SPEED DIVISIONS I I
____ -l -l
Fig. 10.1 PRECISION HIGH FREQUENCY VOLTAGE CONTROLLED AND :;;
CRYSTAL CONTROLLED OSCILLATORS
·1
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The term 'jitter' applies to the periodic
variation of the frequency above and below the synthesized
output frequency of a phase-locked loop. This variation
occurs, because in a phase-locked loop, there has to
be some phase difference between the edge of the reference
pulse and the edge of the respective oscillator pulse at
the inputs of the phase detector in order to establish the
error voltage l"'-,cessary to keep the oscillator operating
close to the desired frequency. This is a dynamic system
and it must act in the above manner.
In reference II, page 91 it states:
"- as the microprocessor keeps track of all the various
division ratios, it becomes apparent that the resolution for
the direct synthesizer in the 2 to 3 Nhz range, has to be
better than 1 Hz in order to get 0.1 Hz resolution up to
100 Mhz at the final output frequency, and 1 Hz from 100
to 1300 Mhz."
However even this small jitter can be a problem in high
precision timing. Thus as shown in Fig. 10.1, the output
voltage from the low pass filter of the crystal controlled
phase-locked loop is supplied to a circuit named 'readjust'.
This circuit contains a differential voltage compensating
circuit which removes the unwanted voltage variations, and
leaves a steady mean voltage level to tune the diode of
each slave oscillator. There is no phase detector in the
slave oscillator circuits to affect their output frequencies.
In this manner, all jitter is removed from the outputs of
the slave oscillators that do the actual timing. (11).
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CHAPTER 11
CONTROL
This system allows the operator to choose which
of the possible modes of operation will be implemented once
the operator has made a selection. 'l'his division controls
the complete time measuring system automatically.
11.1 Choosing the .source of data input
Consider Fig. 11.1. Note that 'Control' offers
only three choices when the operator chooses the data source:
1. control level one,
2. control level two, and
3. set.
Control level one is set either to 0 or +4 volts by means of
the Manual-Auto time button. When the nameplate of this
awi tch is lighted, the Automatic time interval evaluation
mode is activated and the output is +4 Volts; otherwise the
voltage output is 0 volts and the Manual insertion mode by
means of the digital switches is operative.
In like manner, the switch bearing the title -
SYNCH - the name standing for Automatic synchronization,
will light when synchronization is desired and again the
output will be +4· volts. If the nameplate is not lighted,
we have a volts, and non synchronization. This is control
level two.
These two controls make it possible to choose
Fig. ILl BLOCK OIAGRAM OF CONTROL
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the input intervals that will:
1. synchronize external equipment.
2. operate external equipment according to some
predetermined schedule (not necessarily synchronized).
Synchronization may come about by using the Time interval
evaluation mode, time intervals between external events
which it measures, or the operator may arrange for synchro-
nization using manually inserted data that has been
predetermined in some manner.
The operator has multiple choices of how to
inspect the data entering the Passive division. He can
cause data from any of the three input sources to be
displayed on the L.E.D. readouts:
1. manual switches.
2. Time interval evaluation.
3. the A.L.U. output.
If the A.L.U. has been employed and it has calculated the
maximum and the difference intervals, then the operator
can switch the output display to any of the three inputs
and not lose the data output of the A.L.U. division.
The operator will first set the alert buttons
(not shown) to engage modules and then choose the desired
inputs by setting the above mentioned switches. He will
then activate the 'set' button. This button must not be set
until data has been selected, because data must appear at
the inputs of the various clocks of the passive modules
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before the set pulse 1 arrives. After the set button has
been activated, the system is automatic.
Fig_ 11.1 also shows that if the SYNC mode is
preset, option 3, then the set pulse from the set button goes
to either 'C.he Interval evaluation module or to the A.L.U.
The A.L.U. will put out a continuation pulse to start the
passive modules when it has completed the arithmetic loqic
operation.
If the non synchronization mode is chosen, then
the set pulse passes via option 1 or option 2 and starts the
passive modules.
11. 2 Preparing the data
AS soon as the continuation pulse from the
A.L.U. or the set pulse enters the passive modules, the
modules will begin to receive pulses from the set clock in
'Control', because either of these two pulses also activates
that clock as they enter the passive modules. This set
clock will now run until the system is completely prepared.
Consider Fig. 11.2. A passive module will
send to 'Control' one of three possible trigger alert pulses
to tell 'Control' that it is prepared.
11.3 Loading active modules
When all alerted modules have carried out the
above step, 'Control' will activate its data loading circuit
and load data appearing at the inputs of the active clocks
of each module into their 0 data storage areas. Then
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HUNDRED PHASOR VERNIER ZERO
t ~ J
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TRIGGER ALERT
. DATA OUT
POWER SUPPLY
BINARY DATA IN
fROM CONTROL
Fig.II.2 PASSIVE MODULE. TERMINAL INPUTS AND OUTPUTS
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I Control' becomes inactive until the next prompt for action
is received from one of the modules or from the operator.
'Control' also receives data such as the states
of Qt Q-5 setting, a~ and a~ for each passive module and
transfers it to the respective active module at the proper
time.
Consider Fig. 11.3. When each alerted active
module has received the above data from 'Control', it
remains inactive until it receives the external enab:ing
pulse. 'l:le module will then count down the required time
interval and put out a low voltage level pu13e to its
output driver or drivers. Each module has two outputs -
the vernier and zero driver outputs. Each of these outputs
can send a pulse to 'Control'. 'Control' knows '<lhether to
look for one or two pulses from any module according to
the data that the operator has entered into the system.
'Control' will carry out these latter steps
repeatedly until the operator changes the input data.
When the operator wi·thes to find the time
interval between two external events, he will first activate
the Auto button and then activate the set button. Auto
stands for Automatic evaluation. Then 'Control' will
activate its data loading circuit and will clear all clocks
and flip-flops in the Time interval evaluation division
modules. After each module has completed the determination
of its time interval, it will send a pulse to 'Control'.
(EXTERNAL) ENABLE
&0 MHZ SLA.VE
VARACTOR CONTROL VOLTAGE
OUT
OUT
TO CONTROL
VERNIER SLAVI!
VARACTOR CONTROL VOLTAGE
Ao
Q-5
FROM
"""",~i' ~
o
BINARY DATA IN + 5.0 V
POWER SUPPLY
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Then 'Control' will send a latch pulse to all alerted
modules so that the determined time data will be locked
into each output latch. But this pulse comes only after
all alerted modules have sent their completion pulses
to 'Control'.
Finally, if the operator wishes to cycle his
output. he may use the output of one module as the trigger
for the input of another module. This injection of an
output signal into an input was originally to be handled
by switches on the operator's panel, and thi!l meant that
the operator only had to activate the proper switches, and
not use external coupling because of time delays always
associated with such connections.
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CONCLUSION
The nature of this project has been such as to
require continual updating of the circuitry as the design
progressed, in order to obtain the most efficient system
as regards time, and also to remove from the system any
aspect which might cause a malfunction of the system.
But a point in time was eventually reached when
further improvement had to come to a halt because the rapid
progress in the art of micro chips goes on ad finitum and
time was of the essence.
Because of a malfunction of our fast scope,
and delays in seeking external testing. the oscillator I s
parameters were not known until late in the project. Since
we had to design for the worst possible results, TTL
circuit:-y was used. Had we known that the oscillator would
function as well as it was eventually shown to function, we
would have used ECL logic. This would have resulted in a
simplification of many of the circuits.
In addition, the detailed circuits for the
'control' division have been designed, but the details of
their designs are not included here. In this case, only
the block diagrams are given. Because the oscillator
performed to specifications, the control circuits are being
redesigned to take advantage of the performance of the
oscillator. consequently, since the present circuits will
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be obsolete shortly, there is no advantage of including
them here. Although these circuits are not included here,
an electronics engineer can, after careful scrutiny of all
fully described divisions, layout the required circuits.
The circuits for each division have been laid
out and tested at low speed to ensure that the circuits are
logically correct. Also the various divisions have been
interconnected and tested to confirm that interconnecting
logic is correct. The A.L.U. division has been committed
to printed circuit boards. Besides designing these circuit
boards, the technical details of their actual production
have been mastered by the author. Layouts for the other
printed circuits have also been designed. However because
of the oscillator test results, there are some layout
modifications, and consequently the final printed circuit
board designs have not been finalized.
Besides these tests that were conducted in our
laboratory, N.R.C. tested the oscillator. Their results,
that were discussed in Chapter 8, indicate that the high
speed oscillator does function according to the design
specifications.
In addition, N.R.C. Physics Division studied
the circuits that have been designed. In Peter Grant's
report 112), several points were made:
1. With regard to the vernier design, he states
" The design ....hich you have submitted is a novel approach
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to the best of my knowledge."
This statement has been verified by a computer based search
of the literature.
2. With regard to the special oscillator and the time
vernier, he states
"The principal elements of your system, that is the
Special Oscillator and Time Vern~.er will, when properly
constructed, permit generation of the time delays with
.:!:. 1 os precision.
The.:!:. 1 os is a limitation due to your present clock rates
and could be reduced. It is not a fundamental limit."
It should be noted that we have achieved 1 os
timing using a 50 Mhz clock which has a 20 os period. We
have a factor of 20 improvement using a vernier. At the
same time, we have minimized the technical difficulties,
that would be involved if one just increased the clock
frequency. On the other hand if we did increase the clock
frequency, one could in principle use a vernier again to
increase the precision past that of the clock's period.
Since the major and vernier frequencies can be freely
chosen, and the Active division is a simple straig!1t
forward design, it is possible to approach 100 picosecond
intervals using printed circuit boards. If the Active
divisions were incorporated into a micro chip using the
oe"", ballistic-transport devices, operation at frequ~"'::ies
up to 200 GHz is possible. To date switching speeds of
20 picoseconds have been recorded and speeds as high as
10 picoseconds are expected this year. These devices
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operate at room temperatures. These new submicron circuits
are reported in the February edition of 'High Technology I
(1983), Volume 3. No 2, page 62 under Perspectives,
entitled; ~Submicron circuits beat .:r"sephson Chips".
with the advent of these devices, it appears that periods
as short as one picosecond might be attained. This being
the case, this system has many applications in which it can
form the important nucleus. Some examples are:
1. High speed detection, which will make it
possible to obtain full knowledge as to the speed, direction
of motion, as well as position with time of a moving object.
This system can be augmented by a special computer that
would predict future positions of an object or objects,
using information gathered by the detection division. This
makes possible the interception of moving objects and if
need be, their destruction.
2. High speed measurement of distance which when
coupled with a special computer will allow do=king in space
to be controlled automatically so that as one craft docked
with another, its speed is reduced in proportion to the
distance of their separation, making possible safe docking
with no jarring or bumping of crafts.
3. Other adaptations occur in robotics, required
in all branches of science and industry for the betterment
of life on this planet.
Thus the size of time intervals detected or
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created using the design principles underlying this system
is limited only by the art of the micro chip technology.
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APPENDIX A
This appendix contains reduced copies of the
circuit patterns for the Arithmetic Logic Division which
indicate the complexity of the circuit boards. Double sided
boards are required.
The following comments apply to all circuits
and are not specific to the A.L.U. Division circuits.
When committing the designs that have been
given here to circuit boards for fast timing circuits,
many problems arise such as ensuring that clock pulses
arrive in phase at the inputs of different units. This
requires the careful positioning of the units forming a
circuit, so that path lengths may be minimized and some-
times equallized in length.
The width of and the separation between
circuit lines are very critical as given in the literature
for high speed circuits. Also the circuit boards are made
especially for high frequency applications, and they have a
uniform dielectric constant throughout the entire board.
The theory for transmission lines is further invoked by
using one side or part of a side of a board as a ground
plane beneath the high frequency circuit lines in order
to eliminate reflections that appear as ringing and false
spikes that together will cause false counting. Further-
more, all boards must be etched cleanly, giving sharp lines
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and no islands of residual copper to add capacitance to
the cireui ts.
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Fig. A2. UNDERSIDE, MAIN A.L.U. PANEL
DRAWING
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Fig. A3. NEGATTVE OF Fig. Al FOR COPPER BOARD
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Fig. A4. NEGATIVE OF Fig. A2 ....~ COPPER BOARD
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